EP1C20F256I6 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> EP1C20F256I6

EP1C20F256I6: DescriptionFPGA, 20060 CLBS, 405 MHz, PBGA400; Categorysemiconductor Programmable logic devices; File Size544KB，94 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EP1C20F256I6 Overview

FPGA, 20060 CLBS, 405 MHz, PBGA400

EP1C20F256I6 Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	400
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.42 V
Rated supply voltage	1.5 V
Processing package description	21 X 21 MM, 1.00 MM PITCH, LEAD FREE, FBGA-400
state	ACTIVE
packaging shape	SQUARE
Package Size	GRID ARRAY
surface mount	Yes
Terminal form	BALL
Terminal spacing	1 mm
terminal coating	TIN LEAD
Terminal location	BOTTOM
Packaging Materials	PLASTIC/EPOXY
organize	20060 CLBS
Maximum FCLK clock frequency	405 MHz
Number of configurable logic modules	20060
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY

Preview

Download Datasheet

View All

Cyclone

FPGA Family

Data Sheet

March 2003, ver. 1.1

Introduction

Preliminary

Information

The Cyclone

field programmable gate array family is based on a 1.5-V,

0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic

elements (LEs) and up to 288 Kbits of RAM. With features like phase-

locked loops (PLLs) for clocking and a dedicated double data rate (DDR)

interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory

requirements, Cyclone devices are a cost-effective solution for data-path

applications. Cyclone devices support various I/O standards, including

LVDS at data rates up to 311 megabits per second (Mbps) and 66-MHz,

32-bit peripheral component interconnect (PCI), for interfacing with and

supporting ASSP and ASIC devices. Altera also offers new low-cost serial

configuration devices to configure Cyclone devices.

■

Features...

2,910 to 20,060 LEs, see

Table 1

Up to 294,912 RAM bits (36,864 bytes)

Supports configuration through low-cost serial configuration device

Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards

Support for 66-MHz, 32-bit PCI standard

Low speed (311 Mbps) LVDS I/O support

Up to two PLLs per device provide clock multiplication and phase

shifting

Up to eight global clock lines with six clock resources available per

logic array block (LAB) row

Support for external memory, including DDR SDRAM (133 MHz),

FCRAM, and single data rate (SDR) SDRAM

Support for multiple intellectual property (IP) cores, including

Altera



MegaCore



functions and Altera Megafunctions Partners

Program (AMPP

) megafunctions

Table 1. Cyclone Device Features

Feature

LEs

M4K RAM blocks (128

36 bits)

Total RAM bits

PLLs

Maximum user I/O pins

(1)

Note to

Table 1:

(1)

This parameter includes global clock pins.

EP1C3

2,910

59,904

104

EP1C4

4,000

78,336

301

EP1C6

5,980

92,160

185

EP1C12

12,060

239,616

249

EP1C20

20,060

294,912

301

Altera Corporation

DS-CYCLONE-1.1

Preliminary Information

Cyclone FPGA Family Data Sheet

Table of

Contents

Introduction ........................................................................................................1

Features ............................................................................................................... 1

Table of Contents ...............................................................................................3

Functional Description......................................................................................4

Logic Array Blocks.............................................................................................6

Logic Elements ...................................................................................................9

MultiTrack Interconnect .................................................................................17

Embedded Memory.........................................................................................23

Global Clock Network & Phase-Locked Loops...........................................34

I/O Structure ....................................................................................................44

Power Sequencing & Hot Socketing .............................................................60

IEEE Std. 1149.1 (JTAG) Boundary Scan Support .......................................60

SignalTap II Embedded Logic Analyzer ...................................................... 65

Configuration ...................................................................................................65

Operating Conditions......................................................................................67

Power Consumption........................................................................................73

Timing Model ...................................................................................................73

Software............................................................................................................. 93

Device Pin-Outs ...............................................................................................93

Ordering Information......................................................................................93

Altera Corporation

Recommended Resources

Zero-crossing trigger circuit design based on thyristor

A single-tube circuit that limits the cold current of a light bulb

Delay electronic doorbell circuit a

New ZTE GDH-30P digital display intelligent motor protector application circuit (2)

Photoelectric alarm circuit

Please bookmark the official library file download address of Altium: [i=s]This post was last edited by qwqwqw2088 on 2017-2-26 22:39[/i] [size=5]Someone sent me a private message a few days ago asking for this address. I’ll post it to the forum again. Please bookmark i...; qwqwqw2088 PCB Design

Ask: Nomenclature of light-emitting diodes: FDA21CFR: How to read the parameters of a diode based on its name, such as FDA21CFR?...; ardentyears FPGA/CPLD

When CCS compiled yesterday, "gmake: *** Access denied" appeared, and all compilations could not run. It was very strange.: Good morning, everyone. I have a small problem with CCS. I would like to ask for your help. Description of the problem: Since yesterday afternoon, after using CCS to compile a written program, the pro...; bobde163 Microcontroller MCU

STM32F103 vs MM32F103: [size=4]Many programmers and new students have been asking me this question: which one is more suitable between STM32F103 and MM32F103? Our company has been developing and testing for a period of time...; 灞波儿奔 Microcontroller MCU

Wince wifi has problems: After booting up, WINCE automatically pops up a WIFI wireless configuration window, but this window is higher than the LCD. Is there a good way to shrink this window? If I only change the code to shri...; gdaddma Embedded System

Novice seeking learning resources: I am a beginner, can anyone recommend some useful teaching materials or teaching videos?...; 雨中行 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components