EP1C20F240C7 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> EP1C20F240C7

EP1C20F240C7: DescriptionFPGA, 20060 CLBS, 405 MHz, PBGA400; Categorysemiconductor Programmable logic devices; File Size544KB，94 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EP1C20F240C7 Overview

FPGA, 20060 CLBS, 405 MHz, PBGA400

EP1C20F240C7 Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	400
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.42 V
Rated supply voltage	1.5 V
Processing package description	21 X 21 MM, 1.00 MM PITCH, LEAD FREE, FBGA-400
state	ACTIVE
packaging shape	SQUARE
Package Size	GRID ARRAY
surface mount	Yes
Terminal form	BALL
Terminal spacing	1 mm
terminal coating	TIN LEAD
Terminal location	BOTTOM
Packaging Materials	PLASTIC/EPOXY
organize	20060 CLBS
Maximum FCLK clock frequency	405 MHz
Number of configurable logic modules	20060
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY

Preview

Download Datasheet

View All

Cyclone

FPGA Family

Data Sheet

March 2003, ver. 1.1

Introduction

Preliminary

Information

The Cyclone

field programmable gate array family is based on a 1.5-V,

0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic

elements (LEs) and up to 288 Kbits of RAM. With features like phase-

locked loops (PLLs) for clocking and a dedicated double data rate (DDR)

interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory

requirements, Cyclone devices are a cost-effective solution for data-path

applications. Cyclone devices support various I/O standards, including

LVDS at data rates up to 311 megabits per second (Mbps) and 66-MHz,

32-bit peripheral component interconnect (PCI), for interfacing with and

supporting ASSP and ASIC devices. Altera also offers new low-cost serial

configuration devices to configure Cyclone devices.

■

Features...

2,910 to 20,060 LEs, see

Table 1

Up to 294,912 RAM bits (36,864 bytes)

Supports configuration through low-cost serial configuration device

Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards

Support for 66-MHz, 32-bit PCI standard

Low speed (311 Mbps) LVDS I/O support

Up to two PLLs per device provide clock multiplication and phase

shifting

Up to eight global clock lines with six clock resources available per

logic array block (LAB) row

Support for external memory, including DDR SDRAM (133 MHz),

FCRAM, and single data rate (SDR) SDRAM

Support for multiple intellectual property (IP) cores, including

Altera



MegaCore



functions and Altera Megafunctions Partners

Program (AMPP

) megafunctions

Table 1. Cyclone Device Features

Feature

LEs

M4K RAM blocks (128

36 bits)

Total RAM bits

PLLs

Maximum user I/O pins

(1)

Note to

Table 1:

(1)

This parameter includes global clock pins.

EP1C3

2,910

59,904

104

EP1C4

4,000

78,336

301

EP1C6

5,980

92,160

185

EP1C12

12,060

239,616

249

EP1C20

20,060

294,912

301

Altera Corporation

DS-CYCLONE-1.1

Preliminary Information

Cyclone FPGA Family Data Sheet

Table of

Contents

Introduction ........................................................................................................1

Features ............................................................................................................... 1

Table of Contents ...............................................................................................3

Functional Description......................................................................................4

Logic Array Blocks.............................................................................................6

Logic Elements ...................................................................................................9

MultiTrack Interconnect .................................................................................17

Embedded Memory.........................................................................................23

Global Clock Network & Phase-Locked Loops...........................................34

I/O Structure ....................................................................................................44

Power Sequencing & Hot Socketing .............................................................60

IEEE Std. 1149.1 (JTAG) Boundary Scan Support .......................................60

SignalTap II Embedded Logic Analyzer ...................................................... 65

Configuration ...................................................................................................65

Operating Conditions......................................................................................67

Power Consumption........................................................................................73

Timing Model ...................................................................................................73

Software............................................................................................................. 93

Device Pin-Outs ...............................................................................................93

Ordering Information......................................................................................93

Altera Corporation

Recommended Resources

217 basic working circuit

Stator winding string resistance (or reactance) step-down starting circuit

Low-cost DC and DC converter circuit diagram composed of LT1307

TCA965 window discriminator with RS storage function

Skin resistance polygraph

Battery charging reminder

WINCE PDA cannot display Chinese characters on the visited web page normally, and the web page encoding is UTF8: My PDA is WINCE 5.0. WINCE can only support UNICODE encoding, and the web page I want to visit is in UTF8. So when I visit the web page, only English can be displayed normally, and the Chinese module ...; daisyquan Embedded System

My TFT touch screen has some problems in debugging the touch part: Dear forum friends, I have a problem with the touch part of my TFT touch screen: If I touch it multiple times in a row, a white screen will appear, but there should be no problem with the program. I h...; mdq123 Microcontroller MCU

I would like to ask the moderator, I am using the dec33 evaluation board and would like to ask a question about the bootload?: I use the dec33 evaluation board. I looked at its examples. The bootloader.asm is not connected to the main program code. An out file is generated. After burning this file, how does the bootloader.asm...; liu666 Analogue and Mixed Signal

【Beetle ESP32-C3】8. OLED clock and weather assistant (Arduino): [i=s]This post was last edited by sonicfirr on 2022-9-5 07:45[/i]The previous two reviews, this case is based on these two: 【Beetle ESP32-C3】VI. OLED, AHT10 and TCP (Arduino) 【Beetle ESP32-C3】VII. Net...; sonicfirr RF/Wirelessly

FPGA core board: I want to buy an Altera EP2C8Q208 core board, but I don't know which one is better. I hope you can recommend a Taobao website. I want a cheaper one....; 白丁 Buy&Sell

How to use the external SST25VF016B as capacity storage for LPC1778 USB?: Through the LPC1778 example program, the USB can be connected to realize the USB capacity storage mode, which is only 12K capacity. Now I want to realize the LPC external SST25VF016B to realize the ca...; hitxyh NXP MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components