530QC796M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530QC796M000DG

530QC796M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 796MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QC796M000DG Overview

CMOS/TTL Output Clock Oscillator, 796MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QC796M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	796 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Half-wave capacitor step-down rectifier circuit c

Thyristor zero trigger AC voltage regulator circuit

Bicycle measuring meter circuit using EPSON microcontroller

Quartz digital clock display circuit

4.194304MHZ reference clock circuit diagram

inhibit gate circuit

ce 5.0 USB driver default EndPoint0: CE 5.0 MFB200 USB driver MFB200 (Fingerprint reader FujiStu) has completed USBInstallDriver and written the correct PID\VIP. USB_DRIVER_SETTINGS is specified by the manufacturer. The result of calling...; sumption Embedded System

Continue with the two-layer board and start Cyclone III: [i=s]This post was last edited by cruelfox on 2017-12-16 23:46[/i] I have DIYed two FPGA boards before, both of which are Altera Cyclone II. I bought a few years ago and never used a few Cyclone III E...; cruelfox DIY/Open Source Hardware

Zigbee timed wake-up to receive gateway information: The Zigbee terminal is set to wake up at a scheduled time (5 minutes) and actively asks the gateway if there is a command. If a command arrives at the gateway in the background during sleep, and the t...; 家长不监护 RF/Wirelessly

WiFi frequency hopping problem: Is the WiFi frequency hopping completed by software protocol operation or does the WiFi module change the channel and transmission power according to the external environment?...; arm86 Embedded System

Non-interruptible key mode: [i=s]This post was last edited by Qiangzi00001 on 2015-6-10 00:25[/i] :pleased::pleased:[font=宋体]Last time I shared how to light up the LED on the board. Today I will do something more advanced. Use t...; 强仔00001 Microcontroller MCU

100 Questions on DSP Development [Repost]: 1. Clock and power supply Q: What aspects should be paid special attention to in the power supply design and clock design of DSP? Is it better to use active or passive external crystal oscillator? A: ...; 新鲜老笔 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components