EEWORLDEEWORLDEEWORLD

Part Number

Search

531SA1236M00DG

Description
LVDS Output Clock Oscillator, 1236MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SA1236M00DG Overview

LVDS Output Clock Oscillator, 1236MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA1236M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1236 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
EEWORLD University ---- Tektronix RSA306 cost-effective spectrum analyzer
Tektronix RSA306 cost-effective spectrum analyzer : https://training.eeworld.com.cn/course/520...
dongcuiping MCU
How to use the S ports on the EDN51 experiment board?
How to use the S ports on the EDN51 experiment board? What are the S6, 7, 8, 9, 10, and 11 ports used for? How to use them? What are the uses of U3, 4, 6, and 9?...
jyfjk 51mcu
How to boost your brain power
Who among us doesn't want to be a little smarter? Maybe you're in school and want to be that little extra smart to score higher on a test. Maybe you want to show your boss that you're the one for that...
henryli2008 Talking
FPGA Implementation of Interface Between DSP HPI Bus and MPC8272 Bus
FPGA Implementation of DSP HPI Bus and MPC8272 Bus Interface Abstract: Through the analysis of TI's TMS320C6421 DSP HPI interface signals and interface bus timing, using VHDL language as a tool, using...
嵌嵌dsp论坛 DSP and ARM Processors
Private cloud note taking solution
I have been using Youdao Cloud Notes and Baidu Cloud. Today, Youdao Cloud Notes crashed. I am upset. I would like to ask experts to share their experience in private cloud (notes)....
lidonglei1 Linux and Android
wince6.0 ethernet help?
The hardware platform I use is pxa310, wence6.0 system, and the Ethernet chip is lan91c111. lan91c111 and NAND flash use the DFI bus together. They use different chip selects. Since the lan91c111 driv...
congyue Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2141  153  1621  2381  654  44  4  33  48  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号