EEWORLDEEWORLDEEWORLD

Part Number

Search

dsPIC33FJ64GP310

Description
Silicon Errata
File Size151KB,10 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet View All

dsPIC33FJ64GP310 Overview

Silicon Errata

dsPIC33FJXXXGPXXX/
dsPIC33FJXXXMCXXX
dsPIC33F Rev. A2 Silicon Errata
dsPIC33FJXXXGPXXX,
dsPIC33FJXXXMCXXX
(Rev. A2) Silicon Errata
The dsPIC33F devices (Rev. A2) you received were
found to conform to the specifications and functionality
described in the following documents:
• DS70165 – “dsPIC33F
Family Data Sheet”
• DS70157 – “dsPIC30F/33F
Programmer’s
Reference Manual”
• DS70046 –
“dsPIC30F Family Reference Manual”
The exceptions to the specifications in the documents
listed above are described in this section. The specific
devices for which these exceptions are described are
listed below:
dsPIC33FJ64GP206
dsPIC33FJ64GP306
dsPIC33FJ64GP310
dsPIC33FJ64GP706
dsPIC33FJ64GP708
dsPIC33FJ64GP710
dsPIC33FJ128GP206
dsPIC33FJ128GP306
dsPIC33FJ128GP310
dsPIC33FJ128GP706
dsPIC33FJ128GP708
dsPIC33FJ128GP710
dsPIC33FJ256GP506
dsPIC33FJ256GP510
dsPIC33FJ256GP710
dsPIC33FJ64MC506
dsPIC33FJ64MC508
dsPIC33FJ64MC510
dsPIC33FJ64MC706
dsPIC33FJ64MC710
dsPIC33FJ128MC506
dsPIC33FJ128MC510
dsPIC33FJ128MC706
dsPIC33FJ128MC708
dsPIC33FJ128MC710
dsPIC33FJ256MC510
dsPIC33FJ256MC710
dsPIC33F Rev. A2 silicon is identified by performing a
“Reset and Connect” operation to the device using
MPLAB
®
ICD 2 with MPLAB IDE v7.40 or later. The
output window will show a successful connection to the
device specified in
Configure>Select Device.
The errata described in this section will be addressed
in future revisions of silicon.
Silicon Errata Summary
The following list summarizes the errata described in
further detail through the remainder of this document:
1.
Doze Mode
When Doze mode is enabled, any writes to a
peripheral SFR can cause other updates to that
register to cease to function for the duration of the
current CPU clock cycle.
2.
12-bit Analog-to-Digital Converter (ADC) Module
For this revision of silicon, the 12-bit ADC module
INL, DNL and signal acquisition time parameters
are not within the published data sheet
specifications.
3.
10-bit ADC Module
For this revision of silicon, the 10-bit ADC module
DNL, conversion speed and signal acquisition time
parameters are not within the published data sheet
specifications.
4.
DMA Module: Interaction with
EXCH
Instruction
The
EXCH
instruction does not execute correctly
when one of the operands contains a value equal
to the address of the DMAC SFRs.
5.
DISI
Instruction
The
DISI
instruction will not disable interrupts if a
DISI
instruction is executed in the same instruc-
tion cycle that the
DISI
counter decrements to
zero.
6.
Motor Control PWM
There is a glitch in the PWMxL signal in Single-
Shot mode with complementary output. Another
glitch occurs when resuming from a Fault condition
in Free-Running mode with complementary
output.
©
2006 Microchip Technology Inc.
DS80279B-page 1
Medical power supply selection
[align=left][align=left] [color=black][font=宋体][size=10.5pt]With the development of science and technology, the types, quantities and functions of medical electronic equipment are increasing and becom...
linkage Medical Electronics
stm32 I2c problem, how to change 24c02 program with 24c512
As the title says, the microcontroller is stm32f103...
Asure1008 stm32/stm8
[AN-755 Application Note] ADM1060 EEPROM Checksum Information
Introduction: This article describes how the ADM1060 checksum is calculated and where the checksum information is subsequently stored in the EEPROM during the pre-programming stage....
EEWORLD社区 ADI Reference Circuit
What is DDNS? What is DNS
What is DDNS? What is DNS? DDNS (Dynamic Domain Name Server) is the abbreviation of dynamic domain name service! DDNS maps the user's dynamic IP address to a fixed domain name resolution service. Ever...
zpfst Embedded System
Find a simple example of FIFO
I'm working on FIFO recently. I customized it very quickly, but I don't know how to use it. I need it for my graduation project. Please help me. QQ 13658355...
jan_von FPGA/CPLD
MII RMII RGMII GMII
Recently I have been studying routines in a FPGA from Heijin, one of which is a non-IP core Gigabit Ethernet routine. I want to write down my learning experience and lessons, and hope that everyone wi...
heningbo FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1354  1256  1342  2432  123  28  26  49  3  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号