EEWORLDEEWORLDEEWORLD

Part Number

Search

591D225X9035C2T15H

Description
Tantalum Capacitors - Solid SMD 591D225X9035C2T15H
CategoryPassive components   
File Size328KB,24 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

591D225X9035C2T15H Online Shopping

Suppliers Part Number Price MOQ In stock  
591D225X9035C2T15H - - View Buy Now

591D225X9035C2T15H Overview

Tantalum Capacitors - Solid SMD 591D225X9035C2T15H

591D225X9035C2T15H Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerVishay
Product CategoryTantalum Capacitors - Solid SMD
Capacitance2.2 uF
Voltage Rating DC35 VDC
Tolerance10 %
Height1.2 mm
Minimum Operating Temperature- 55 C
Maximum Operating Temperature+ 85 C
PackagingReel
Length7.1 mm
ProductTantalum Solid Low ESR Standard Grade
Termination StyleSMD/SMT
TypeConformal Coated
Width3.2 mm
Capacitance - nF2200 nF
Factory Pack Quantity1000
591D
www.vishay.com
Vishay Sprague
Solid Tantalum Chip Capacitors T
ANTAMOUNT
™,
Low Profile, Low ESR, Conformal Coated, Maximum CV
FEATURES
• New robust ratings for pulsed applications
• New case size offerings
• 1.2 mm to 2 mm height
• Terminations: 100 % matte tin (2) standard,
tin / lead available
• Very low ESR
• 8 mm, 12 mm tape and reel packaging available
per EIA-481 and reeling per IEC 60286-3
7" [178 mm] standard
13" [330 mm] available
Available
Available
Available
• Footprint compatible with EIA 535BAAC and CECC 30801
PERFORMANCE CHARACTERISTICS
www.vishay.com/doc?40194
Operating Temperature:
-55 °C to +125 °C
(above 85 °C, voltage derating is required)
Capacitance Range:
1 μF to 1000 μF
Capacitance Tolerance:
± 10 %, ± 20 % standard
Voltage Rating:
4 V
DC
to 50 V
DC
• See also 592W for additional ratings designs for pulsed
applications
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
Note
*
This datasheet provides information about parts that are
RoHS-compliant and / or parts that are non RoHS-compliant. For
example, parts with lead (Pb) terminations are not RoHS-compliant.
Please see the information / tables in this datasheet for details
ORDERING INFORMATION
591D
TYPE
106
CAPACITANCE
X0
CAPACITANCE
TOLERANCE
X0 = ± 20 %
X9 = ± 10 %
010
DC VOLTAGE RATING
AT +85 °C
This is expressed in
volts. To complete the
three-digit block, zeros
precede the voltage
rating. A decimal point
is indicated by an “R”
(6R3 = 6.3 V).
B
CASE
CODE
See
Ratings
and Case
Codes
table
2
TERMINATION
T
REEL SIZE AND
PACKAGING
T = tape and reel
7" [178 mm] reel
W = 13" [330 mm] reel
15H
SUFFIX
This is expressed
in picofarads. The
first two digits are
the significant
figures. The third
is the number of
zeros to follow.
2 = 100 % tin
4 = gold plated
8 = solder
plated 60/40
Special order
Maximum
height (mm)
see
Standard
Ratings
table
Note
• Preferred tolerance and reel sizes are in bold.
We reserve the right to supply higher voltage ratings and tighter capacitance tolerance capacitors in the same case size
Revision: 26-Jun-17
Document Number: 40012
1
For technical questions, contact:
tantalum@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Hello everyone, does anyone know about the BD1R2K motor driver chip?
As the title says, I disassembled a quadcopter. The words on the motor driver chip on the flight control board are 4824 and BD1R2K. Does anyone know this chip? I can't find it on the Internet. Because...
wudayongnb DIY/Open Source Hardware
40 experiments for beginners of microcontrollers
40 experiments for beginners of microcontrollers...
yang592886266 MCU
Thank you for being there, thank you for being polite!
Thank you for being there, thank you for being polite! The fourth Thursday of November is Thanksgiving! Although it is a foreign holiday, but with a grateful heart, thank you for all the experiences, ...
okhxyyo Talking
FPGA chip design
It can usually be divided into the following five steps. ( 1 ) Conversion: convert multiple design files and merge them into a design library file. ( 2 ) Mapping: map the logic gates in the netlist in...
dzyjc7 FPGA/CPLD
Visual DSP++ 4.5 code compression (Zlib) problem, please share!!!
Visual DSP++ 4.5 version, its own Zlib (BF531 session) can use L1 compression method to complete the compression of relatively small code. But when the source code is relatively large, it cannot compl...
wangzicc Embedded System
Windows CE 5.0 automatic dialing at startup
How can I enable Windows CE 5.0 to automatically dial through my connection (GPRS) when I start it? That is, how can I open my connection? My connection is newly created, and when I open rnaapp.exe in...
HOUZENGZHAO Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1588  2799  949  1850  1668  32  57  20  38  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号