530AC000185DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530AC000185DG

530AC000185DG: DescriptionStandard Clock Oscillators SNGL XO 6 PIN 0.3ps RMS JITTER (NCNR); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories; Environmental Compliance

Download Datasheet Parametric View All

530AC000185DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530AC000185DG	-	-	View	Buy Now

530AC000185DG Overview

Standard Clock Oscillators SNGL XO 6 PIN 0.3ps RMS JITTER (NCNR)

530AC000185DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
RoHS	Details
Product	Standard Clock Oscillators
Frequency	10 MHz to 945 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Current Rating	111 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %
Mounting Style	Solder Pad
Factory Pack Quantity	1
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Infrared remote control circuit b

RC reverse motor braking circuit

Digitally controlled function generator circuit

Toshiba TA two-chip series switching power supply circuit diagram

Infrared TV circuit

Optical receiving circuit

Switching power supply and protection circuit, sharing!!: Switching power supply and protection circuit, sharing!!...; wangqingtao Power technology

Hiring embedded software engineer: Headhunting position [Hangzhou] Job responsibilities: 1. Software function requirement analysis, design software system solutions according to product requirements and implement them by coding; 2. Col...; ff318421749 Recruitment

The RTC time displayed by uc/gui overlaps, and the next display result of ARM will overwrite the last display result.: Everything else is normal. ADS compilation can pass, AXD can also simulate. The program is cut according to a tested normal program. The problem is: for example, second=20 is displayed at point (x,y)....; audio11 ARM Technology

Looking for stm32 wireless NRF with dual channel ADC program: I'm in urgent need of the source code for wireless transmission with dual-channel ADC based on STM32F103C8BT. I have the program for wireless NRF to USB communication and the program for ADC, but I la...; mahe6562 stm32/stm8

How to make the electric cross slide move?: I would like to ask you: How can the computer output signal (deviation) drive the electric cross slide to move? I don't understand what specific principle is needed. What equipment and devices are nee...; fuhognquan Embedded System

Problems with installing ccs3.3: I downloaded 3.3, but it doesn't work. When I save and launch it, I get this error: Error automatically generating board date file.:The board config file 'extra' has errors in its syntax. Thank you....; zhaohongpeng DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components