EEWORLDEEWORLDEEWORLD

Part Number

Search

ISC1812RQ180J

Description
Fixed Inductors ISC-1812 18 5% R13
CategoryPassive components    inductor   
File Size90KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

ISC1812RQ180J Online Shopping

Suppliers Part Number Price MOQ In stock  
ISC1812RQ180J - - View Buy Now

ISC1812RQ180J Overview

Fixed Inductors ISC-1812 18 5% R13

ISC1812RQ180J Parametric

Parameter NameAttribute value
MakerVishay
package instruction1812
Reach Compliance Codeunknown
ECCN codeEAR99
uppercase and lowercase codes1812
structureMolded Chip
core materialIRON
DC Resistance1.24 Ω
Nominal inductance(L)18 µH
Inductor typeGENERAL PURPOSE INDUCTOR
Manufacturer's serial numberISC-1812
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height3.2 mm
Package length4.5 mm
Package formSMT
Package width3.2 mm
method of packingTR, 13 Inch
Minimum quality factor (at nominal inductance)50
Maximum rated current0.238 A
self resonant frequency15 MHz
seriesISC-1812
Tolerance5%
ISC-1812
www.vishay.com
Vishay Dale
Wirewound, Surface Mount, Molded, Shielded Inductors
FEATURES
• Molded construction provides superior strength
and moisture resistance
• Tape and reel packaging for automatic handling,
2000/reel, EIA-481
STANDARD ELECTRICAL SPECIFICATIONS
TEST
FREQ.
(MHz)
TOL.
± 20 %
± 20 %
± 20 %
± 20 %
± 20 %
± 20 %
± 20 %
± 20 %
± 20 %
± 20 %
± 20 %
± 20 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
± 10 %
L&Q
25.2
25.2
25.2
25.2
25.2
25.2
25.2
25.2
25.2
25.2
25.2
25.2
7.96
7.96
7.96
7.96
7.96
7.96
7.96
7.96
7.96
7.96
7.96
7.96
2.52
2.52
2.52
2.52
2.52
2.52
2.52
2.52
2.52
2.52
2.52
2.52
0.796
0.796
0.796
0.796
0.796
0.796
0.796
0.796
0.796
0.796
0.796
0.796
0.252
SRF
MIN.
Q MIN. (MHz)
30
460
30
400
30
390
30
350
30
310
30
280
30
240
30
215
30
205
30
195
30
165
30
155
30
140
30
120
30
100
30
90.0
30
80.0
30
67.0
30
61.0
30
56.0
30
50.0
30
40.0
30
32.0
30
30.0
50
25.0
50
22.0
50
18.0
50
15.0
50
14.0
50
13.0
50
12.0
50
11.0
50
9.0
50
8.0
50
7.6
50
7.2
40
7.0
40
6.0
40
5.0
40
4.5
40
4.2
40
4.0
40
3.7
40
3.5
40
3.3
30
2.8
40
2.6
30
2.2
30
2.0
DCR
MAX.
()
0.23
0.26
0.29
0.32
0.36
0.40
0.45
0.60
0.75
0.80
0.95
1.20
0.35
0.38
0.40
0.43
0.46
0.49
0.55
0.59
0.62
0.69
0.75
0.82
0.90
1.00
1.10
1.24
1.36
1.56
1.72
1.89
2.10
2.34
2.60
2.86
3.25
3.64
4.16
5.72
6.30
6.90
7.54
8.20
9.20
10.50
12.00
13.50
16.00
RATED DC
CURRENT
(mA)
(1)
552
519
491
468
441
418
394
342
306
296
271
242
447
429
418
403
390
378
357
344
336
333
306
292
279
265
252
238
227
212
202
192
183
173
164
156
147
139
130
111
105
101
96
92
87
82
76
72
66
• Compatible with vapor phase and infrared reflow
soldering
• Shielded construction minimizes coupling to other
components
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
IND.
(μH)
0.10
0.12
0.15
0.18
0.22
0.33
0.39
0.47
0.56
0.68
0.82
0.8
1.0
1.2
1.5
1.8
2.2
2.7
3.3
3.9
4.7
5.6
6.8
8.2
10.0
12.0
15.0
18.0
22.0
27.0
33.0
39.0
47.0
56.0
68.0
82.0
100.0
120.0
150.0
180.0
220.0
270.0
330.0
390.0
470.0
560.0
680.0
820.0
1000.0
ELECTRICAL SPECIFICATIONS
Inductance range:
0.10 μH to 1000 μH
Special tolerances available upon request
Operating temperature:
-55 °C to +125 °C
Coilform material:
Non-magnetic for 0.10 μH to 0.82 μH
Powdered iron for 1.0 μH to 22 μH
Ferrite for 27 μH to 1000 μH
TEST EQUIPMENT
• H/P 4342A Q meter with Vishay Dale test fixture or equivalent
• H/P 4191A RF impedance analyzer (for SRF measurements)
• Wheatstone bridge
DIMENSIONS
in inches [millimeters]
0.126 ± 0.008
[3.200 ± 0.203]
0.177 ± 0.008
[4.500 ± 0.203]
0.126 ± 0.008
[3.200 ± 0.203]
0.037 ± 0.008
[0.940 ± 0.203]
0.006 [0.152]
Ref. Typ.
0.030 ± 0.004
[0.762 ± 0.102]
Typ.
+ 0.004
- 0.008
+ 0.102
[1.270
- 0.203
]
0.050
Typ.
0.124 [3.15]
Ref.
Guidelines for
Parallel Component
Printed Circuit
Mounting Pads on
ISC-1812 Chip
Inductors
0.158
[4.0]
0.181
[4.6]
0.024
(1)
[0.6]
0.158
[4.0]
0.059
[1.5]
0.118 [3.0]
0.059
[1.5]
Note
(1)
Recommended minimum spacing between components
PART MARKING
- Vishay Dale
- Inductance value
- Date code
Note
(1)
Rated DC current based on the maximum temperature rise, not
to exceed 40 °C at +85 °C ambient
Revision: 02-Jun-15
Document Number: 34061
1
For technical questions, contact:
magnetics@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
STM8, OPTON->OPTOFF, how to protect special parameters from being erased?
As the title says:Please give me some advice, for STM8 microcontroller, for the OPT option byte, if the initial state is ON, if you need to reprogram the FLASH, you must first set OPT to OFF to remove...
taodan stm32/stm8
Details of the inductor three-point circuit
As shown in the figure, Uf/Uo=F So why is the equivalent resistance seen from ab Ri/F^2?Please explain it to me in detail. Thanks, experts....
bin123186 Analog electronics
[helper2416] The second part of the summary of GDB remote debugging skills of the helper2416 development board
[p=26, null, left][font=宋体][size=3][color=#ff00ff]1. Generate a debuggable program[/color][/size][/font][/p][p=26, null, left][font=宋体][size=3][color=#ff00ff]For example, a source file: main.cpp[/colo...
陌路绝途 Embedded System
ADF4158 write timing cannot respond
[i=s]This post was last edited by 285062025 on 2014-10-16 15:42[/i] The program for writing the timing of the control lines SPI_CS SPI_CLK SPI_MOSI connected to ADF4158 for debugging ADF5148 is: void ...
285062025 ADI Reference Circuit
Lwip raw api application problem without operating system
I am currently using FPGA to do network experiments and testing the performance of lwip in raw mode. S3e 500 board, mb core + xilkernel4.0 + lwip130, has been tuned, ping function, tcp and udp data tr...
pocker5200 Embedded System
Quartus adds phase-locked loop problem
There are not three phase-locked loops? The hint is that there are two, and there are only two input clocks, so two phase-locked loops are used, and the other one is not used?...
tianma123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2363  1011  2112  363  2550  48  21  43  8  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号