EEWORLDEEWORLDEEWORLD

Part Number

Search

570BAB000544DG

Description
Programmable Oscillators PROGRMABLE XO 8 PIN 0.3PS RS JTR (NCNR)
CategoryPassive components   
File Size550KB,37 Pages
ManufacturerSilicon Laboratories
Environmental Compliance
Download Datasheet Parametric View All

570BAB000544DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570BAB000544DG - - View Buy Now

570BAB000544DG Overview

Programmable Oscillators PROGRMABLE XO 8 PIN 0.3PS RS JTR (NCNR)

570BAB000544DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryProgrammable Oscillators
RoHSDetails
Frequency10 MHz to 1417.5 MHz
Frequency Stability50 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatLVDS
ProductXO
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingTray
Current Rating99 mA
TypeI2C Programmable
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Factory Pack Quantity50
Unit Weight0.006562 oz
Si 5 7 0 / S i 5 7 1
10 MH
Z TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Features
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 32.
Pin Assignments:
See page 31.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.5 4/14
Copyright © 2014 by Silicon Laboratories
+-5V op amp power supply for WEBENCH design process
Operational amplifiers are commonly used in work, and some require a +/-5 volt power supply. Then it will be very simple to design with WEBENCH: Click on the design output parameters of the power supp...
ddllxxrr Analogue and Mixed Signal
Advanced Editing Techniques for AD6 PCB
[font=SimSun][size=10.5pt]For PCB circuit design with different requirements, Altium Designer 6.0 provides some advanced editing techniques to meet the needs of design, including component placement s...
xiaoxin1 PCB Design
6638 timer A2 cannot enter capture interrupt, the code is attached below, please give me some advice
P3DIR &=~RX; P3SEL |= RX; TA2CTL = TASSEL_2 + MC_2+TACLR; //Continuous up, smclk TA2CCTL2 = CM_2 + SCS + CCIS_0 + CAP + CCIE; //Falling edge capture P3.7, Capture sychronize, capture source A, enable ...
肚肚嘿嘿 Microcontroller MCU
Embedded Course Handouts of Famous American Schools
The lecture notes of the embedded course of a famous American school are in English:lol...
open82977352 Embedded System
Urgent help!
I bought a 51 and CPLD joint development board, installed QuartusII 8.0 in XP system, and after the USB blaster driver was completed, when I downloaded the program to CPLD, I could not add the hardwar...
lrj27527 FPGA/CPLD
Can the LM3S9b92 clock be configured to 80M?
How do I configure the 80M clock? I always feel that when I configure it to 50M, the PLL is the only thing that works, and the external crystal seems to have no effect. I'm always confused about this....
swmhappy Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 150  854  1504  2194  1635  4  18  31  45  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号