EEWORLDEEWORLDEEWORLD

Part Number

Search

UPA1E222MHD6

Description
Aluminum Electrolytic Capacitors - Leaded 2200uF 25 Volts 20%
CategoryPassive components   
File Size316KB,2 Pages
ManufacturerNichicon
Websitehttp://www.nichicon.co.jp
Environmental Compliance
Download Datasheet Parametric View All

UPA1E222MHD6 Online Shopping

Suppliers Part Number Price MOQ In stock  
UPA1E222MHD6 - - View Buy Now

UPA1E222MHD6 Overview

Aluminum Electrolytic Capacitors - Leaded 2200uF 25 Volts 20%

UPA1E222MHD6 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerNichicon
Product CategoryAluminum Electrolytic Capacitors - Leaded
RoHSDetails
Termination StyleRadial
Capacitance2200 uF
Voltage Rating DC25 VDC
Tolerance20 %
Diameter12.5 mm
Length25 mm
PackagingBulk
ProductLow Impedance Electrolytic Capacitors
Factory Pack Quantity50
Unit Weight0.208822 oz
UPA
ALUMINUM ELECTROLYTIC CAPACITORS
Miniature Sized, Low lmpedance,
High Reliability For
Switching Power Supplies
Lower impedance than UPW.
Smaller case size and high ripple current.
Compliant to the RoHS directive (2011/65/EU).
UPA
Specifications
ltem
Category Temperature Range
Rated Voltage Range
Rated Capacitance Range
Capacitance Tolerance
Leakage Current
Low
Impedance
UPW
Performance Characteristics
–55 to +105˚C
6.3 to 35V
180 to 10000µF
± 20% at 120Hz, 20˚C
After 1 minute's application of rated voltage at 20°C, leakage current is not more than 0.03CV or 4 (µA), whichever is greater.
Rated voltage (V)
6.3
0.22
10
0.19
16
0.16
25
0.14
35
0.12
120Hz 20˚C
Tangent of loss angle (tan
δ)
tan
δ
(MAX.)
For capacitance of more than 1000µF, add 0.02 for every increase of 1000µF.
Stability at Low Temperature
Rated voltage (V)
6.3
3
10
3
16
3
Capacitance change
tan
δ
Leakage current
25
3
35
3
120Hz
Impedance ratio ZT / Z20 (MAX.) Z–55˚C / Z+20˚C
Endurance
The specifications listed at right shall be met when the
capacitors are restored to 20˚C after D.C. bias plus
rated ripple current is applied for 5000 hours (3000
hours for
φD=8,
4000 hours for
φD=10)
at 105˚C, the
peak voltage shall not exceed the rated voltage.
Within ± 20% of the initial capacitance value (6.3V, 10V : ± 30%)
200% or less than the initial specified value (6.3V, 10V : 300%)
Less than or equal to the initial specified value
Shelf Life
Marking
After storing the capacitors under no load at 105˚C for 1000 hours and then performing voltage treatment based on JIS C 5101-4
clause 4.1 at 20°C, they shall meet the specified values for the endurance characteristics listed above.
Printed with white color letter on dark brown sleeve.
Radial Lead Type
Type numbering system (Example : 10V 470µF)
1
2
3
4
5
6
7
8
9
10 11
12
Sleeve (P.E.T.)
d
U PA 1 A 4 7 1 M P D
Size code
Configuration
P
±0.5
φ
D
+ 0.5MAX.
Capacitance tolerance ( ±20%)
Rated capacitance (470
µ
F)
Rated voltage (10V)
L
+
Pressure relief vent
MAX.
15
MIN
4
MIN
Series name
Type
Configuration
(mm)
φ
D
(L < 20) 1.5
(L 20) 2.0
φ
D
8
3.5
0.6
10
5.0
0.6
12.5
5.0
0.6
16
7.5
0.8
18
7.5
0.8
Pb-free leadwire
Pb-free PET sleeve
P
φ
d
8 10
12.5 to 18
PD
HD
Frequency coefficient of rated ripple current
Cap. (µF)
Frequency
50Hz
0.55
0.70
0.80
120Hz
0.65
0.75
0.85
300Hz
0.75
0.80
0.90
1kHz
0.85
0.90
0.95
10kHz or more
1.00
1.00
1.00
Please refer to page 20 about the end seal configuration.
180 to 330
390 to 1000
1200 to 10000
Please refer to page 20, 21, 22 about the formed or taped product spec.
Please refer to page 4 for the minimum order quantity.
Dimension table in next page.
212
Problems with installing GRACE in CCS V6.0
When installing GRACE in CCS V6.0, the following error occurs: can't read "componentname(JRE)".no such element in array. How to solve this problem?...
sunny88671 Microcontroller MCU
Help!!! Circuit Analysis
Why can't the voltage regulator function be achieved when the load is small in this voltage regulator simulation? ? Can you explain it in detail? ? I'd be very grateful!! [[i] This post was last edite...
peng136 Analog electronics
FPGA learning - matrix keyboard digital tube display
Control a single digital tube to display the key value of a button. In the design, the VHDL hardware description language is used to implement the keyboard interface design on the FPGA chip and the si...
hu07020506 FPGA/CPLD
Fighting Together with me in July!
2010 is destined to be an extraordinary year. In this year, NXP fully sponsored the EEWORLD 2010 Passionate Innovation Tour. In the hot summer, maybe you are staying in the air-conditioned room every ...
EEWORLD社区 Suggestions & Announcements
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...
雷北城 FPGA/CPLD
When the SD card is in SPI mode, how does the host recognize whether there is a card? ? ?
I'm working on something related to SD card recently. After AVR is powered on, which pin's information is read to determine whether there is SD card? ? ?...
loolen Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1916  1181  524  2073  1893  39  24  11  42  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号