DJIXE972MTEA4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Topical application> Wireless rf/communication> DJIXE972MTEA4

DJIXE972MTEA4: DescriptionDATACOM, ETHERNET TRANSCEIVER, PQFP48; CategoryTopical application Wireless rf/communication; File Size659KB，92 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric View All

DJIXE972MTEA4 Overview

DATACOM, ETHERNET TRANSCEIVER, PQFP48

DJIXE972MTEA4 Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	48
Maximum operating temperature	70 Cel
Minimum operating temperature	0.0 Cel
Rated supply voltage	3.3 V
Processing package description	ROHS COMPLIANT, LQFP-48
state	ACTIVE
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
Temperature level	COMMERCIAL
Communication type	ETHERNET TRANSCEIVER

Preview

Download Datasheet

View All

Intel

LXT972M Single-Port 10/100 Mbps

PHY Transceiver

Datasheet

The Intel

LXT972M Single-Port 10/100 Mbps PHY Transceiver is an IEEE compliant Fast

Ethernet PHY Transceiver that directly supports both 100BASE-TX and 10BASE-T applications. It

provides a Media Independent Interface (MII) for easy attachment to 10/100 Media Access

Controllers (MACs). Both full and half-duplex operation at 10 Mbps and 100 Mbps is supported.

Operation mode can be set to auto-negotiation, parallel detection, or manual control. The device is

powered from a single 3.3V power supply.

Applications

■

Combination 10BASE-T/100BASE-TX

Network Interface Cards (NICs)

Wireless access points

Network printers

■

10/100 Personal Computer Memory Card

International Association (PCMCIA) cards

Cable Modems and Set-Top Boxes

Product Features

■

3.3V Operation

IEEE 802.3-compliant 10BASE-T or

100BASE-TX with integrated filters

Auto-negotiation and parallel detection

MII interface with extended register

capability

Robust baseline wander correction

■

Carrier Sense Multiple Access / Collision

Detection (CSMA/CD) or full-duplex

operation

JTAG boundary scan

MDIO serial port or hardware pin

configurable

Integrated, programmable LED drivers

48-pin Low-profile Quad Flat Package

RESET_L

ADDR[1:0]

MDIO

MDC

Management /

Mode Select

Logic

Power Supply

Clock

Generator

VCC

GND

REFCLK/XI

TX_EN

TXD[3:0]

TX PCS

Manchester

Encoder

Parallel/Serial

Converter

Scrambler

100

& Encoder

Auto

Negotiation

Set

OSP

Pulse

Shaper

Driver

TP Out

TPOP

TPON

TX_CLK

LED/CFG[3:1]

JTAG

COL

Collision

Detect

Clock

Generator

Media

Select

OSP

Adaptive EQ with

Baseline Wander

Cancellation

100TX

TDI

TDO

TMS

TCK

TRST_L

TP In

TPIP

TPIN

RX_CLK

RXD[3:0]

RX P CS

RX_DV

CRS

RX_ER

Serial-to-

Parallel

Carrier Sense Converter

Data Valid

Error Detect

100

Manchester

Decoder

Decoder &

Descrambler

OSP

Slicer

10BT

B3387-13

Document Number: 302875-005

Revision Date: 27-Oct-2005

Intel

LXT972M Single-Port 10/100 Mbps PHY Transceiver

Contents

1.0

Introduction to This Document ......................................................................................... 10

1.1

1.2

2.0

3.0

4.0

5.0

Document Overview ............................................................................................10

Related Documents............................................................................................. 10

Block Diagram for Intel

LXT972M Transceiver............................................................... 11

Pin Assignments for Intel

LXT972M Transceiver ...........................................................12

Signal Descriptions for Intel

LXT972M Transceiver ....................................................... 15

Functional Description...................................................................................................... 21

5.1

Device Overview .................................................................................................22

5.1.1 Comprehensive Functionality ................................................................. 22

5.1.2 Optimal Signal Processing Architecture ................................................. 22

Network Media / Protocol Support.......................................................................23

5.2.1 10/100 Network Interface .......................................................................23

5.2.2 MII Data Interface ................................................................................... 25

5.2.3 Configuration Management Interface ..................................................... 25

Operating Requirements .....................................................................................28

5.3.1 Power Requirements ..............................................................................28

5.3.2 Clock Requirements ............................................................................... 28

Initialization.......................................................................................................... 29

5.4.1 MDIO Control Mode and Hardware Control Mode .................................31

5.4.2 Reduced-Power Modes .......................................................................... 31

5.4.3 Reset for Intel

LXT972M Transceiver................................................... 31

5.4.4 Hardware Configuration Settings ...........................................................33

Establishing Link .................................................................................................34

5.5.1 Auto-Negotiation.....................................................................................34

5.5.2 Parallel Detection ................................................................................... 35

MII Operation....................................................................................................... 36

5.6.1 MII Clocks............................................................................................... 37

5.6.2 Transmit Enable .....................................................................................38

5.6.3 Receive Data Valid ................................................................................. 38

5.6.4 Carrier Sense ......................................................................................... 39

5.6.5 Error Signals........................................................................................... 39

5.6.6 Collision .................................................................................................. 39

5.6.7 Loopback................................................................................................ 40

100 Mbps Operation ............................................................................................41

5.7.1 100BASE-X Network Operations ...........................................................41

5.7.2 Collision Indication ................................................................................. 44

5.7.3 100BASE-X Protocol Sublayer Operations ............................................ 45

10 Mbps Operation.............................................................................................. 50

5.8.1 10BASE-T Preamble Handling ............................................................... 50

5.8.2 10BASE-T Carrier Sense .......................................................................50

5.8.3 10BASE-T Dribble Bits ........................................................................... 50

5.8.4 10BASE-T Link Integrity Test ................................................................. 51

5.8.5 Link Failure ............................................................................................. 51

5.2

5.3

5.4

5.5

5.6

5.7

5.8

Datasheet

Document Number: 302875-005

Revision Date: 27-Oct-2005

Intel

LXT972M Single-Port 10/100 Mbps PHY Transceiver

5.9

5.10

5.8.6 10BASE-T SQE (Heartbeat) .................................................................. 51

5.8.7 10BASE-T Jabber .................................................................................. 51

5.8.8 10BASE-T Polarity Correction................................................................ 51

Monitoring Operations ......................................................................................... 52

5.9.1 Monitoring Auto-Negotiation................................................................... 52

5.9.2 Monitoring Next Page Exchange............................................................ 52

5.9.3 LED Functions........................................................................................ 53

5.9.4 LED Pulse Stretching ............................................................................. 54

Boundary Scan (JTAG 1149.1) Functions .......................................................... 55

5.10.1 Boundary Scan Interface........................................................................ 55

5.10.2 State Machine ........................................................................................ 55

5.10.3 Instruction Register ................................................................................ 55

5.10.4 Boundary Scan Register ........................................................................ 56

5.10.5 Device ID Register ................................................................................. 56

6.0

Application Information..................................................................................................... 57

6.1

6.2

Magnetics Information ......................................................................................... 57

Typical Twisted-Pair Interface ............................................................................. 57

7.0

Electrical Specifications ................................................................................................... 61

7.1

7.2

Electrical Parameters .......................................................................................... 61

Timing Diagrams ................................................................................................. 65

8.0

9.0

10.0

Intel

LXT972M Transceiver Package Specifications...................................................... 90

10.1

Top Label Markings............................................................................................. 91

11.0

Product Ordering Information ........................................................................................... 92

Figures

Intel

LXT972M Transceiver Block Diagram....................................................... 11

Pin Assignments for Intel

LXT972M Transceiver 48-Pin LQFP Package ......... 12

Management Interface Read Frame Structure ................................................... 27

Management Interface Write Frame Structure ................................................... 27

Initialization Sequence for Intel

LXT972M Transceiver ..................................... 30

Link Establishment Overview) ............................................................................. 34

Clocking for 10BASE-T ...................................................................................... 37

Clocking for 100BASE-X .................................................................................... 37

Clocking for Link Down Clock Transition ............................................................ 38

Intel

LXT972M Transceiver Loopback Paths .................................................... 40

100BASE-X Frame Format ................................................................................ 41

100BASE-TX Data Path ..................................................................................... 42

100BASE-TX Reception with No Errors ............................................................. 43

100BASE-TX Reception with Invalid Symbol ..................................................... 43

100BASE-TX Transmission with No Errors ........................................................ 44

Datasheet

Document Number: 302875-005

Revision Date: 27-Oct-2005

Recommended Resources

Two-channel audio power amplifier circuit diagram analysis

Three control light switch circuit

2h timer circuit using 558 time base circuit

Equivalent circuit and equivalent functional block diagram of CM0S type 555/556

Oscillator for debugging

Bathroom automatic exhaust fan

Why is there no CAN module program in the STM8A library? ? ?: Does anyone have the CAN module in STM8AF? Please give me some advice! Why is it not in the one I downloaded?...; minic168 stm32/stm8

Crystal oscillator problem: I would like to ask the moderator, I only have a 6M crystal oscillator, where can I set it in the program? The default in the program provided by the manufacturer is 8M. (The new version is not as pop...; 5586 stm32/stm8

【Transfer】Signal rise time: [p=26, 2, left][color=#333333][font=Arial][size=14px]1. Pay attention to the signal rise time [/size][/font][/color][/p][p=26, 2, left][color=#333333][font=Arial][size=14px] The rise time of the signa...; wstt Test/Measurement

Common problems and solutions for the "remote control" of anti-theft alarms: Nowadays, there are more and more cars, motorcycles, electric vehicles, and home anti-theft systems equipped with remote controls. While remote controls bring convenience to people, they sometimes hav...; aone2008 Industrial Control Electronics

G2553 Simulation IIC problem, experts please: //Generate IIC start signal void IIC_Start(void) { SDA_OUT(); //sda line output IIC_SDA_1; IIC_SCL_1; delay_us(5); IIC_SDA_0;//START:when CLK is high,DATA change form high to low delay_us(5); IIC_SCL_...; 两个人的烟火 Microcontroller MCU

Help: The address is inconsistent after ADS is compiled: Today, when I was debugging AXD at work, I had never paid attention to the code compiled by AXD. Today, I carefully looked at it and found a problem. I wrote ldr r1,#0x33ffff1c in the code, but I saw ...; hezhengli Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components