EEWORLDEEWORLDEEWORLD

Part Number

Search

GQ0ALF011212CBT

Description
Thin Film Resistors - SMD
CategoryPassive components   
File Size858KB,3 Pages
ManufacturerTT Electronics
Download Datasheet Parametric View All

GQ0ALF011212CBT Overview

Thin Film Resistors - SMD

GQ0ALF011212CBT Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerTT Electronics
Product CategoryThin Film Resistors - SMD
Surface Mount QSOP
Resistor Networks
Resistors
QSOP Thin Film on Ceramic
Resistor Networks
QSOP Series
QSOP-C Series
Reliable, no internal cavity
High resistor density - .025" lead spacing
Standard JEDEC 16, 20, and 24 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrate
RoHS compliant and Sn/Pb terminations available
Reliable, no internal cavity
High resistor density - .025” lead spacing
IRC’s TaNSil
®
QSOP resistor networks are the perfect solution for high volume applications that demand a
Standard
board footprint. The 0.025" lead
small wiring
JEDEC 16, 20, and 24 pin packages
spacing provides higher lead density, increased component
count, lower resistor cost, and high reliability.
Ultra-stable TaN resistors on ceramic substrate
Lower crosstalk than
system on silicon provides precision tolerance, exceptional TCR tracking, low cost
The tantalum nitride film
silicon substrate types
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s
self-passivating TaNSil
®
resistor film.
All Pb-free parts comply with EU Directive 2011/65/EU (RoHS2)
The QSOP series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and
are high density, low crosstalk networks which combine high precision with the sta-
QSOP-C resistor networks
temperature excursions.
For applications requiring high performance resistor networks in
nitride film system.
bility and reliability associated with the self-passivating tantalum
a low cost, surface mount package, specify
IRC QSOP resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Package Power Rating @ 70°C
Rated Operating Voltage
______
(not to exceed
P x R)
Operating Temperature
Noise
100mW
50mW
16-Pin
20-Pin
24-Pin
750mW
1.0W
1.0W
100R – 150K
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
Environmental Data
Test Per
MIL-PRF-83401
Typical
Delta R
Max Delta
R
Thermal Shock
±0.02%
±0.1%
Power Conditioning
±0.03%
±0.1%
High Temperature Exposure
±0.03%
±0.05%
Short-time Overload
±0.02%
±0.05%
100 Volts
-55°C to
+125°C
<-25dB
Low Temperature Storage
±0.03%
±0.05%
Life
±0.05%
±0.1%
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
QSOP Series Issue January 2009 Sheet 1 of 4
General Note
TT Electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT Electronics’ own data and is considered accurate at time of going to print.
BI Technologies IRC Welwyn
http://www.ttelectronics.com/resistors
© TT Electronics plc
2.17
Question about 74HC14 input pin
What is the maximum voltage of the 74HC14 input pin? I can't tell from the manual. There is a DUT device under test in the picture, but I don't know what its structure is like?...
ena MCU
How to calculate square root using CORDIC algorithm?
How to calculate square root using CORDIC algorithm?...
ssawee FPGA/CPLD
6678 Byte alignment issue during srio write operation
6678 communicates with FPGA, FPGA acts as the srio initiator and operates SL2 of 6678. It is found that 6678 only supports writing 64-bit data. When FPGA writes 32-bit data, the data in SL2 will be mi...
Stephen DSP and ARM Processors
Research on Improved Algorithm of Bresenham Line Generation
[i=s] This post was last edited by paulhyde on 2014-9-15 09:21 [/i] Research on Improved Bresenham Generation Algorithm for Straight Lines...
tmstd Electronics Design Contest
MSP430FR2311 LaunchPad Development Kit
Main DocumentsMSP430FR2311 LaunchPad Development Kit (MSP-EXP430FR2311) User's Guide(PDF5436KB)2017年 8月 30日(英文內容)MSP-EXP430FR2311 software examples and design filesView all technical documents (35)des...
Aguilera Microcontroller MCU
Compilation Warnings
What is the reason for the following warning? clk is the input global clock. Warning: Found pins functioning as undefined clocks and/or memory enables Info: Assuming node "clk" is an undefined clock I...
火箭_1991 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2246  796  2188  1615  2591  46  17  45  33  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号