550AC693M483DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 550AC693M483DG

550AC693M483DG: DescriptionVCXO Oscillators VCXO; Diff/SE; Single Freq; 10-1417 MHz; CategoryPassive components; File Size327KB，15 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

550AC693M483DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550AC693M483DG	-	-	View	Buy Now

550AC693M483DG Overview

VCXO Oscillators VCXO; Diff/SE; Single Freq; 10-1417 MHz

550AC693M483DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	VCXO Oscillators
Packaging	Tray

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1.4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

CLK–

GND

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.1 4/13

Si550

Recommended Resources

Music sound control level indicator circuit diagram

Sawtooth wave-triangular wave-log wave generator circuit diagram

Controllable inverter circuit

Automatically cut off the audio power when answering the phone circuit diagram

Using two thyristors to stabilize the power supply

Automatic hand dryer circuit

Can you tell me about accelerating diode???: Why does this diagram say that current series positive feedback is used? To me, it looks like negative feedback. How does it accelerate? Please give me some advice!!!...; lilwane Analog electronics

"Sharing the process of WEBENCH design --- Feike shaver power supply design": [table=98%] [tr][td]1. Design topic: 5V1.2A power conversion circuit scheme DC220V-0.15A conversion 5V1.2A circuit, design scheme for charging the battery in Feike shaver[/td][/tr] [/table]2. Open WEB...; tangjianyuan Analogue and Mixed Signal

Will there be signal delay after adding a coupling isolator? How can it be solved?: [b][size=16px]Answer from Chaoguang Optocoupler Network: By using an optocoupler gate driver to drive the power device, you can help eliminate 4 basic problems such as 1) transient voltage, 2) common ...; tosharp.cn Integrated technical exchanges

The first time I played with PLC, I wrote a program to automatically control the forward and reverse rotation of the motor: It was my first time playing with a PLC microcontroller. Something that could be done in minutes took a whole day with the PLC. Anyway, I insisted on writing it out. Suppose the requirement is this: I...; littleshrimp Integrated technical exchanges

FAQ_How to convert Tmall Genie triples to the format used by ST mesh code: Author: ST Engineer Weisheng CHEN Click to download the pdf document to view:Keywords: Tmall Genie, triples, pythonQuestion: Using ST's mesh reference design, I design a mesh network node device that ...; nmg ST - Low Power RF

Regarding the RAM overflow problem during IAR debugging, I really want to ask for advice: When I click make or debug, the following error appears. I searched online for a long time and it seems that there is insufficient space in the RAM area. Has anyone encountered this situation? How to ...; ml@mhl Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components