EEWORLDEEWORLDEEWORLD

Part Number

Search

590FA155M520DGR

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)
CategoryPassive components   
File Size394KB,15 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

590FA155M520DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
590FA155M520DGR - - View Buy Now

590FA155M520DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

590FA155M520DGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency155.52 MHz
Frequency Stability100 PPM
Load Capacitance15 pF
Operating Supply Voltage2.5 V
Supply Voltage - Min2.25 V
Supply Voltage - Max2.75 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingBox
Current Rating90 mA
TypeCrystal Oscillator
Duty Cycle - Max55 %
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Ordering Information:
See page 7.
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si590 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
NC
CLK
Functional Block Diagram
V
DD
CLK– CLK+
17 k
*
Fixed
Frequency
XO
Si590 (CMOS)
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
V
DD
CLK–
CLK+
OE
OE
NC
GND
1
2
3
6
5
4
17 k
*
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.1 12/17
Copyright © 2017 by Silicon Laboratories
Si590/591
Let WEBENCH tell you: What should I do next when designing a power supply?
[align=left][color=#000]This is a question that design engineers ask on several occasions. One of those occasions is when designing a power supply. Many times, power supply design can feel like an aft...
maylove Analogue and Mixed Signal
About the Timing Problem of 51 Single Chip Microcomputer
The two timers of the 51 single-chip microcomputer I use control the traffic lights and the digital tubes respectively. The timing is one second. Why is there interference between the two, and the tim...
尘封的熊猫 51mcu
Point to multipoint. Differences between GPRS module and transparent wireless data transmission radio in use
[backcolor=rgb(225, 230, 215)][size=14px] Comparing the two in terms of transmission distance, GPRS transmission is not affected by distance, but only by whether there is a signal locally. The wireles...
dwzt RF/Wirelessly
Designing low-power AC-DC power supplies with ultra-high power density
Designing a Low-Power AC-DC Power Supply with Ultra-High Power Density [url=https://training.eeworld.com.cn/TI/video/12959][size=5]Designing a Low-Power AC-DC Power Supply with Ultra-High Power Densit...
qwqwqw2088 Analogue and Mixed Signal
AD analog-to-digital conversion
The following is my code. Can you please help me find the problem? The read number is always abnormal. Mega16, AD0 channel, unsigned char i; ADMUX=0x20; ADCSRA=0xCE; i=ADCL; i|=ADCH; Data i is always ...
mfxbb Embedded System
Design of Timing Control Module for TFT-LCD System
Design of the timing control module of the TFT-LCD system Abstract: The relationship between the timing control module and other submodules in the LCD system is explained, and the timing problem to be...
aimyself FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1254  2248  231  1265  2528  26  46  5  51  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号