532AB000911DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 532AB000911DG

532AB000911DG: DescriptionStandard Clock Oscillators Dual Frequency XO, OE Pin 2; CategoryPassive components; File Size338KB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

532AB000911DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	532AB000911DG	-	-	View	Buy Now

532AB000911DG Overview

Standard Clock Oscillators Dual Frequency XO, OE Pin 2

532AB000911DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Packaging	Tray

Preview

Download Datasheet

View All

Si532

EVISION

U A L

REQUENCY

R Y S TA L

SCILLATOR

(XO )

(10 M H

Z TO

1.4 G H

)

Features



Available with any-frequency output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



Two selectable output frequencies



3 generation DSPLL with superior



jitter performance



3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si532 is

available with any-frequency output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si532 uses one fixed crystal

frequency to provide a wide range of output frequencies. This IC based

approach allows the crystal resonator to provide exceptional frequency

stability and reliability. In addition, DSPLL clock synthesis provides superior

supply noise rejection, simplifying the task of generating low jitter clocks in

noisy environments typically found in communication systems. The Si532 IC

based XO is factory configurable for a wide variety of user specifications

including frequency, supply voltage, output format, and temperature stability.

Specific configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

GND

CLK+

(LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

(CMOS)

Fixed

Frequency

Any-frequency

10–1400 MHz

DSPLL

Clock

Synthesis

GND

Rev. 1.31 4/16

Si532

Recommended Resources

TDA3910 internal schematic block diagram

Linear infrared anti-theft alarm circuit

80W power factor pre-converter circuit

555 multi-function power socket circuit

Switching regulated power supply for Jinxing TV sets

Computer motherboard circuit diagram 440LX2_06

Want to buy Infineon products? Go to Infineon Tmall flagship store! New store opening, limited time discount!: [font=微软雅黑]If your company is planning to purchase Infineon products; if you want to test Infineon products; if you are planning to use Infineon products in your DIY; if... [/font] [font=微软雅黑]Don't th...; EEWORLD社区 Sensor

It's Chinese Valentine's Day. Who are you spending it with today? How are you spending it?: Companionship is a wonderful thing. Today is the legendary Chinese Valentine's Day. I wish all the loving engineers in the world will finally get married.As the saying goes: A wish made on Chinese Val...; eric_wang Talking

BB-Black has arrived!: BB-Black has arrived! The next step is the arm linux porting and cross-compilation. I have done it on the OK6410 board before. It was also a painful experience. Let's do it again!...; wbhb2011 DSP and ARM Processors

The driver of the 430 emulator cannot be installed on win7 32-bit. Please give me some advice.: The driver of the 430 emulator cannot be installed on win7 32-bit. The installation fails every time and the following situation occurs...; 近猪者痴xp Microcontroller MCU

FPGA power startup timing: Generally, a system has both CPU and FPGA. For a relatively large system, the CPU startup sequence is usually IO voltage first, then the kernel, usually 3.3---2.5---1.8---1.2---1.0V; while the FPGA st...; flower_huanghua FPGA/CPLD

Is there anyone who uses Raspberry Pi to make products directly?: The boards and systems I made were unstable, so I mentioned whether I could just use Raspberry Pi. It's not expensive, and it's also very stable after a lot of verification. I want to ask if there are...; freebsder Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components