SI5356A-B02647-GM datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SI5356A-B02647-GM

SI5356A-B02647-GM: DescriptionClock Generators & Support Products I2C Prog, Any Frequency, Any Output, 8-Output, Quad-Frequency LVCMOS Clock Gen, Max = 200 MHz; Categorysemiconductor Analog mixed-signal IC; File Size639KB，29 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

SI5356A-B02647-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5356A-B02647-GM	-	-	View	Buy Now

SI5356A-B02647-GM Overview

Clock Generators & Support Products I2C Prog, Any Frequency, Any Output, 8-Output, Quad-Frequency LVCMOS Clock Gen, Max = 200 MHz

SI5356A-B02647-GM Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Clock Generators & Support Products
Packaging	Tray

Preview

Download Datasheet

View All

Si5356A

C P

ROGRAMMABLE

, A

- F

R E Q U E N C Y

1 – 2 0 0 M H

UAD

R E Q U E N C Y

8-O

UTPUT

LOCK

ENERATOR

Features



Generates any frequency from 1 to



200 MHz on each of the 4 output banks

Programmable frequency configuration



Guaranteed 0 ppm frequency synthesis

error for any combination of frequencies



25 or 27 MHz xtal or 5–200 MHz input clk

Eight CMOS clock outputs

Easy to use programming software



Configurable “triple A” spread spectrum:



any

clock,

any

frequency, and with

any



spread amount

Programmable output phase adjustment



with <20 ps error



Interrupt pin indicates LOS or LOL

OEB pin disables all outputs or per

bank OEB control via I

Low jitter: 50 ps pk-pk (typ), 75 ps

pk-pk period jitter (max)

Excellent PSRR performance

eliminates need for external power

supply filtering

Low power: 45 mA (core)

Core VDD: 1.8, 2.5, or 3.3 V

Separate VDDO for each bank of

outputs: 1.8, 2.5, or 3.3 V

Small size: 4x4 mm 24-QFN

Industrial temperature range:

–40 to +85 °C

Ordering Information:

See page 23.

Pin Assignments

Applications



Printers

Audio/video

DSLAM



Storage area networks

Switches/routers

Servers

XAXA

1 1

XBXB

2 2

I2C_LSB

3 3

CLKIN

4 4

CLKIN

SSC_DIS

5 5

OEB

6 6

Top View

CLK0

GND

CLK1

VDD

VDDOA

24 24 2323 22

CLK2

CLK3

VDDOB

Description

The Si5356 is a highly flexible, I

C programmable clock generator capable of

synthesizing four completely non-integer related frequencies up to 200 MHz. The

device has four banks of outputs with each bank supporting two CMOS outputs at

the same frequency. Using Silicon Laboratories' patented MultiSynth fractional

divider technology, all outputs are guaranteed to have 0 ppm frequency synthesis

error regardless of configuration, enabling the replacement of multiple clock ICs

and crystal oscillators with a single device. Each output bank is independently

configurable to support 1.8, 2.5, or 3.3 V. The device is programmable via an I

SMBus-compatible serial interface and supports operation from a 1.8, 2.5, or

3.3 V core supply.

GND

SDA

VDDOC

CLK4

CLK5

7 7

8 8

LOS

INTR

Functional Block Diagram

Rev. 1.3

VDDOD

VDD

CLK7

CLK6

SCL

Si5356A

Si5356A

ABLE O F

ONTENTS

Section

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Typical Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

3.1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

3.2. Input Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

3.3. Breakthrough MultiSynth Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

3.4. Frequency Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

3.5. Configuring the Si5356 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

3.6. Output Phase Adjustment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

3.7. CMOS Output Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

3.8. Jitter Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

3.9. Status Indicators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

3.10. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.11. Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

3.12. Power Supply Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

4. Si5356 Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

5. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

6. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

6.1. Evaluation Board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

7. Package Outline: 24-Lead QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

8. Recommended PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

9. Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

9.1. Si5356A Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

9.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

10. Device Errata . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

Rev. 1.3

Recommended Resources

Circuit diagram to suppress capacitor discharge

Check circuit for data transmission

Simple triangle wave conversion sine wave circuit

2～1OV precision regulated power supply circuit

Control of car central door lock and starting system

845E computer motherboard circuit diagram_62

beaglebone black rtc problem: The clock of beaglebone black stops after the system is powered off. Can any technical experts please tell me how to solve this problem? Is there any pin on BBB that can power the RTC on the chip so t...; zhangb DSP and ARM Processors

Question: Why can the program run in single step but not fast?: Dear experts, I wrote a simple program to convert a string into an unsigned long integer seconds. Because EVC does not support functions such as mktime() and localtime(), I wrote one myself. Currently...; ypyuan Embedded System

2013 National Undergraduate Electronic Design Competition Beijing Division Winners List: [i=s]This post was last edited by paulhyde on 2014-9-15 03:05[/i]...; 风的呼唤 Electronics Design Contest

Help: How to use C51 series microcontroller to simulate a non-standard SPI interface slave?: Does anyone know any solution? How can I respond to the host clk signal in time, that is, use the microcontroller to return a certain value to the host? I temporarily thought of using the microcontrol...; wutieying Embedded System

How do you do those projects where webench cannot generate PDF?: The webench activity of the forum requires uploading documents in PDF format, but some project designs cannot be printed in PDF format. How do you solve this problem?Sensors and clocks sometimes canno...; 白丁 Talking

Data flow modeling: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components