SI5347D-D06820-GMR datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SI5347D-D06820-GMR

SI5347D-D06820-GMR: DescriptionClock Synthesizer / Jitter Cleaner Low-Jitter, Quad DSPLL, 4-Output, Any Frequency(<350MHz), Any Output, Jitter Attenuator; Categorysemiconductor Analog mixed-signal IC; File Size997KB，55 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

SI5347D-D06820-GMR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5347D-D06820-GMR	-	-	View	Buy Now

SI5347D-D06820-GMR Overview

Clock Synthesizer / Jitter Cleaner Low-Jitter, Quad DSPLL, 4-Output, Any Frequency(<350MHz), Any Output, Jitter Attenuator

SI5347D-D06820-GMR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Clock Synthesizer / Jitter Cleaner

Preview

Download Datasheet

View All

Si5347/46 Rev D Data Sheet

Dual/Quad DSPLL

™

Any-Frequency, Any-Output Jitter

Attenuators

The Si5347 is a high-performance, jitter-attenuating clock multiplier which integrates

four any-frequency DSPLLs for applications that require maximum integration and inde-

pendent timing paths. The Si5346 is a dual DSPLL version in a smaller package. Each

DSPLL has access to any of the four inputs and can provide low jitter clocks on any of

the device outputs. Based on 4

generation DSPLL technology, these devices provide

any-frequency conversion with typical jitter performance under 100 fs. Each DSPLL

supports independent free-run, holdover modes of operation, as well as automatic and

hitless input clock switching. The Si5347/46 is programmable via a serial interface with

in-circuit programmable non-volatile memory so that it always powers up in a known

configuration. Programming the Si5347/46 is easy with Silicon Labs'

ClockBuilder Pro

software. Factory pre-programmed devices are also available.

KEY FEATURES

• Four or two independent DSPLLs, any

output frequency from any input frequency

• Ultra-low jitter of 95 fs rms

• Input frequency range:

• External Crystal: 25–54 MHz

• Differential: 8 kHz to 750 MHz

• LVCMOS: 8 kHz to 250 MHz

• Output frequency range:

• Differential: up to 712.5 MHz

• LVCMOS: up to 250 MHz

• Status Monitoring

• Hitless switching

• Si5347: 4 input, 8 output, 64-QFN 9×9 mm

• Si5346: 4 input, 4 output, 44-QFN 7×7 mm

Applications

• OTN Muxponders and Transponders

• 10/40/100G network line cards

• GbE/10 GbE/100 GbE Synchronous Ethernet (ITU-T G.8262)

• Carrier Ethernet switches

• Broadcast video

25-54 MHz XTAL

OSC

IN0

4 Input

Clocks

IN1

IN2

IN3

÷FRAC

DSPLL A

DSPLL B

DSPLL C

DSPLL D

÷INT

Status Flags

I2C / SPI

Status Monitor

Control

NVM

OUT0

Si5346A/B

OUT1

OUT2

OUT3

OUT4

OUT5

OUT6

OUT7

Si5347A/B

Si5347C/D

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0

Si5347/46 Rev D Data Sheet

Functional Description

3. Functional Description

The Si5347 takes advantage of Silicon Labs’ 4

generation DSPLL technology to offer the industry’s most integrated and flexible jitter

attenuating clock generator solution. Each of the DSPLLs operate independently from each other and are controlled through a common

serial interface. Each DSPLL has access to any of the four inputs (IN0 to IN3) with manual or automatic input selection. Any of the

output clocks (OUT0 to OUT7) can be configured to any of the DSPLLs using a flexible crosspoint connection. The Si5346 is a smaller

form factor dual DSPLL version with four inputs and four outputs.

3.1 Frequency Configuration

The frequency configuration for each of the DSPLLs is programmable through the serial interface and can also be stored in non-volatile

memory. The combination of fractional input dividers (P

), fractional frequency multiplication (M

), and integer output division

) allows each of the DSPLLs to lock to any input frequency and generate virtually any output frequency. All divider values for a spe-

cific frequency plan are easily determined using the ClockBuilder Pro utility.

3.2 DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation. Register-configurable DSPLL loop bandwidth set-

tings in the range of 0.1 Hz to 4 kHz are available for selection for each of the DSPLLs. Since the loop bandwidth is controlled digitally,

each of the DSPLLs will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.

3.2.1 Fastlock Feature

Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting

a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will ena-

ble the DSPLLs to lock faster. Fastlock Loop Bandwidth settings in the range of 100 Hz to 4 kHz are available for selection. Once lock

acquisition has completed, the DSPLL’s loop bandwidth will automatically revert to the DSPLL Loop Bandwidth setting, as described in

Section

3.2 DSPLL Loop Bandwidth.

The fastlock feature can be enabled or disabled independently for each of the DSPLLs.

3.3 Modes of Operation

Once initialization is complete, each of the DSPLLs operates independently in one of four modes: Free-run Mode, Lock Acquisition

Mode, Locked Mode, or Holdover Mode. A state diagram showing the modes of operation is shown in

Figure 3.1 Modes of Operation

on page 4.

The following sections describe each of these modes in greater detail.

3.3.1 Initialization and Reset

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from

NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initializa-

tion period is complete. No clocks will be generated until the initialization is complete. There are two types of resets available. A hard

reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be re-

stored to their initial state including the serial interface. A hard reset is initiated using the RSTb pin or by asserting the hard register

reset bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes. A hard reset affects all

DSPLLs, while a soft reset can either affect all or each DSPLL individually.

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0 | 3

Recommended Resources

Touch sensing dimming control circuit

Charging current setting circuit diagram

Double core saturation magnetometer circuit

Voice controlled light

Opto-isolator input protection circuit

Super regenerative radio receiver circuit

【Atmel R21 Development Experience】 + AtmelStudio Application Notes——(2) Start the first SAM R21 project: AtmelStudio Application Notes - (2) Starting the SAM R21 First Project [tr][td=121][align=center][align=left]Document number[color=rgb(0,0,255)][font=imitating Song Dynasty_GB2312][size=10.5000pt][/si...; mars4zhu Microchip MCU

MSP430G2553 outputs independent dual-channel PWM program and comments: ...; FLY--小强 Microcontroller MCU

PSPICE Simulation Quick Tutorial (Video + Documentation): It is a PSPICE tutorial, entry-level. It contains videos, and the size is about 5M. After decompression, it is about 84M....; gan_xiaofei Microchip MCU

BeagleBone Study Notes 05_2012_09_20: Well, let's continue posting and talk about the Angstrom system that comes with BeagleBone. 1) Simple system commands, two examples are listed: uname -a & cat /proc/cpuinfo2) Test the network, put the...; lyzhangxiang DSP and ARM Processors

Microchip Spring Sale, popular development tools up to 60% off!: [url=https://www.eeworld.com.cn/a24054][b][font=微软雅黑][size=4]Microchip development tools, affordable and practical[/size][/font][/b][/url] [url=https://www.eeworld.com.cn/a24054][img]http://www.microc...; EEWORLD社区 MCU

The 3 big benefits of the start of the Year of the Tiger are brought to you by Murata Tmall flagship store: As the Year of the Tiger begins, Murata Tmall Store brings you three mysterious benefits (from February 8th to 28th, each user is limited to one, first come first served):Go to see benefitsHow to ente...; EEWORLD社区 Integrated technical exchanges

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components