530MA914M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530MA914M000DG

530MA914M000DG: DescriptionLVPECL Output Clock Oscillator, 914MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA914M000DG Overview

LVPECL Output Clock Oscillator, 914MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA914M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	914 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Simple manual electric shock fan auto-stop device circuit

High voltage power grid automatic control security device circuit diagram

CMOS delay circuit (2) circuit diagram

Wired duplex intercom circuit diagram

555 temperature/frequency conversion circuit

High-power switching—an important task of transistors

A remote control delay circuit: Looking for a delay circuit for a remote control...; lixingyi Analog electronics

I failed question D. I am very depressed.: [i=s]This post was last edited by paulhyde on 2014-9-15 09:10[/i]After so many years of working on RF and MCU, I was actually stuck on this problem. At the beginning, the RF transceiver solution: the ...; mrf245 Electronics Design Contest

51 MCU Program Help: Which expert can give me some advice? The conditions are as follows When a high level is input, there are 30kHZ pulses in and out. When the input turns to a low level, it calculates whether the number...; hongse1949 51mcu

Common Problems of C2000 in Real-time Control Systems: [align=left][color=rgb(0, 0, 0)][size=4]Lecturer:[/size][/color][/align][align=left][color=rgb(0, 0, 0)][size=4]Bao Zhen, Embedded Processor and Automotive Business Development Manager of Texas Instru...; fish001 Microcontroller MCU

About FPGA serial port receiving binary display: [i=s] This post was last edited by qq849682862 on 2015-11-8 17:35[/i] In the past two days, I have been learning about FPGA UART transmission and reception. The results have been stuck on reception. T...; qq849682862 FPGA/CPLD

Please tell me how to encrypt the communication between the device and the ONENET platform when using the M5311 module for NB projects.: I would like to ask, when using the M5311 module for NB project, how is the communication encryption between the device and the ONENET platform done? I have read some materials and videos, but I can't...; 一沙一世 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components