570BCB000759DGR datasheet, PDF

Datasheet> All Categories > Passive components> 570BCB000759DGR

570BCB000759DGR: DescriptionProgrammable Oscillators Any, I2C Programmable XO; CategoryPassive components; File Size550KB，37 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

570BCB000759DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	570BCB000759DGR	-	-	View	Buy Now

570BCB000759DGR Overview

Programmable Oscillators Any, I2C Programmable XO

570BCB000759DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Programmable Oscillators
Frequency	10 MHz to 810 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVDS
Product	XO
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	99 mA
Type	I2C Programmable
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

10 MH

Z TO

1.4 G H

C P

ROGRAMMABLE

XO/VCXO

Features

Any programmable output



frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz



C serial interface



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant



1.8, 2.5, or 3.3 V supply

Si5602

Applications



Ordering Information:



SONET/SDH

xDSL

10 GbE LAN/WAN

ATE

High performance

instrumentation



Low-jitter clock generation



Optical modules



Clock and data recovery

See page 32.

Pin Assignments:

See page 31.

(Top View)

SDA

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-

programmable to any output frequency from 10 to 945 MHz and select frequencies

to 1400 MHz with <1 ppb resolution. The device is programmed via an I

C serial

interface. Unlike traditional XO/VCXOs where a different crystal is required for

each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL

clock synthesis IC to provide any-frequency operation. This IC-based approach

allows the crystal resonator to provide exceptional frequency stability and

reliability. In addition, DSPLL clock synthesis provides superior supply noise

rejection, simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems.

CLK–

GND

SCL

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

10-1400 MHz



DSPLL Clock

Synthesis

SDA

SCL

CLK–

Si571 only

ADC

GND

SCL

CLK+

GND

Si571

Si570/Si571

Rev. 1.5 4/14

Si570/Si571

ABLE O F

ONTENTS

Section

Page

1. Detailed Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.1. Programming a New Output Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.2. Si570 Programming Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.3. Si570 Troubleshooting FAQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

3.4. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

4. Serial Port Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

5. Si570 (XO) Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

6. Si571 (VCXO) Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

7. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

8. Si57x Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33

9. Outline Diagram and Suggested Pad Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

10. 8-Pin PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37

Rev. 1.5

Recommended Resources

Negative sequence voltage phase failure protection circuit

Single-phase motor energy consumption braking circuit 2

Phase sequence detection and phase failure protector circuit

Touch electronic code lock

atx power supply schematic diagram

TDA1015 power amplifier circuit

Several MP3 schematics collected by my buddy: I have collected several MP3 schematics, including ALIM5661X (commonly known as Ali solution)/Actions ATJ2055/ATJ2091/ATJ2135/SUNLINE SPDA1000/Rising Micro 2608A. Friends who need it can take a look. ...; 西门 Test/Measurement

The transplanted u-boot used by hl340 to usb has garbled characters: The transplanted u-boot used by hl340 to usb has garbled characters, but there is no garbled characters when directly connected to the serial port. Does hl340 not support uboot? Please tell me clearly...; tmasd Embedded System

[Low Power Consumption] FPGA/CPLD Design Experience Sharing Materials (Transferred): This article shares some basic concepts in FPGA design (such as setup time, hold time, race conditions, triggers, latches) and some design methods (such as synchronization design, delay circuit design...; dream_byxiaoyu FPGA/CPLD

Inventory of the five major MEMS sensors in smart bracelets: Many people are familiar with smart bracelets. Although the functions of bracelets from different manufacturers vary, at their core, they all rely on various sensors. Understanding the sensors will he...; SKCHAO11 TI Technology Forum

How to configure (read and write) peripheral chips with SPI interface through FPGA?: This peripheral is an AD9516 clock chip, which can output different clocks through FPGA. Now I have only implemented the SPI interface based on FPGA, but how can I initiate read and write operations o...; eeleader-mcu FPGA/CPLD

Shanghai digital and analog: IC front-end and back-end design, testing, etc.: [font="][size=10.5pt] [/size][/font] [b][size=10.5pt]Jane WuHeadhunterConsultant[/size][/b] [b][size=10.5pt]Tel:021-5080 3084Cell:13482444994[/size][/b] [b][size=10.5pt]Email:jane.wu@zhangjianghr.com....; janewu2009 Recruitment

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components