590BD200M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 590BD200M000DG

590BD200M000DG: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size394KB，15 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

590BD200M000DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	590BD200M000DG	-	-	View	Buy Now

590BD200M000DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

590BD200M000DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	200 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	7 mm x 5 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Current Rating	90 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 9 0 / 5 91

1 ps M

I T T E R

RYSTAL

SC ILLA TOR

(XO)

(10 M H

Z TO

810 MH

)

Features

Available with any-frequency output



frequencies from 10 to 810 MHz



3rd generation DSPLL

with superior



jitter performance: 1 ps max jitter



Better frequency stability than SAW-



based oscillators



Internal fundamental mode crystal

ensures high reliability



Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry Standard 5x7 and

3.2x5 mm packages

Pb-free/RoHS-compliant

–40 to +85 ºC operating

temperature range

Si5602

Applications

SONET/SDH (OC-3/12/48)



Networking



SD/HD SDI/3G SDI video



Ordering Information:

See page 7.

Test and measurement



Storage



FPGA/ASIC clock generation



Description

The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL

circuitry

to provide a low jitter clock at high frequencies. The Si590/591 supports any

frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique

crystal is required for each output frequency, the Si590/591 uses one fixed

crystal to provide a wide range of output frequencies. This IC based

approach allows the crystal resonator to provide exceptional frequency

stability and reliability. In addition, DSPLL clock synthesis provides superior

supply noise rejection, simplifying the task of generating low jitter clocks in

noisy environments typically found in communication systems. The

Si590/591 IC based XO is factory configurable for a wide variety of user

specifications including frequency, supply voltage, output format, and

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

GND

CLK–

CLK+

Si590 (LVDS/LVPECL/CML)

GND

CLK

Functional Block Diagram

CLK– CLK+

17 k



Fixed

Frequency

Si590 (CMOS)

Any-rate

10–810 MHz

DSPLL

Clock

Synthesis

CLK–

CLK+

GND

17 k



GND

*Note: Output Enable High/Low Options Available – See Ordering Information

Si591 (LVDS/LVPECL/CML)

Rev. 1.1 12/17

Si590/591

Recommended Resources

Wiring e when leakage protector supplies power to single-phase load in TN system

Electrical schematic diagram of B220 gantry planer (4)

Circuit diagram of using SG3525A double-ended output to drive MOS power tube

Automatic protection DC power supply circuit diagram to prevent microcomputer power outage

(a) uPC2002H application circuit

Computer motherboard circuit diagram 440BX_15

Transistor problem, please help me: Transistor, common base, does it amplify voltage or current? Are the input signal and output signal in phase?...; yezishen Analog electronics

[N32L43X Review] 4.Timer&MultiTimer Hardware Timer and Software Timer: N32 has rich timer resources There are two advanced timers (TIM1, TIM8) with PWM complementary output 5 normal timers (TIM2, TIM3, TIM4, TIM5, TIM9) 2 basic timers (TIM6, TIM7) There is also a low pow...; dyc1229 Domestic Chip Exchange

Ucos_II2.52 source code plus Chinese translation: Ucos_II2.52 is a perfect embedded development system. On the basis of learning ARM, embedding ucos system and adding your own source code is a good choice. At present, there are a large number of ucos...; bootloader Real-time operating system RTOS

MAX32630FTHR process - by ddllxxrr: [index] [#0]MAX32630FTHR process——by ddllxxrr *[#542511,2192382]MAX32630FTHR process (1) Unpacking and turning on LED1 *[#543491,2194722]MAX32630FTHR process (2) AD conversion and serial port output *...; okhxyyo DIY/Open Source Hardware

MSP430F5438A and LIS3DSH: As a novice, after many attempts, I still haven't built the necessary code and the understanding of the functions of lis3dsh. I'm here to ask the experts for help....; 想做，我要做了 Integrated technical exchanges

12c5a60s2 chip and TH1 assignment problem? ! ! !: Can the 12c5a60s2 chip realize both A serial port receives data A serial port sends data? ? Can you give me some examples? I have seen some examples, but they are all using either serial port 1 or ser...; 51学习者 51mcu

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components