EEWORLDEEWORLDEEWORLD

Part Number

Search

530DB336M000DGR

Description
CMOS/TTL Output Clock Oscillator, 336MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530DB336M000DGR Overview

CMOS/TTL Output Clock Oscillator, 336MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DB336M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency336 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I would like to ask everyone, after upgrading wince6.0 to r3, explorer cannot start, anyone can share
After I upgraded wince6.0 to r3, I recompiled the project that passed r2. After the compilation was successful, I downloaded it to the development board and ran it. I found that the desktop could not ...
xiawenjin Embedded System
How to connect a network printer to WinCE?
How to connect a network printer in wm5.0? A network printer is a shared printer on the public network. You need to connect to this shared printer in wm5.0 and print the content in wm5.0. Which expert...
xiaojian7329 Embedded System
Three strange things about IC startups recently (reposted)
Recently, I have encountered three strange things about IC startups. The first strange thing is that overseas returnees are sold as extras. Several startup teams, all local, found me and asked me to h...
liumnqti FPGA/CPLD
WiFi 6 is not yet popular, but WiFi 6E is ready to take over
I saw an article today: WiFi 6 is not yet popular, but WiFi 6E is ready to take over . It said that the WiFi Alliance has launched a new standard, WiFi 6E, when WiFi 6 is not yet popular. This made me...
okhxyyo RF/Wirelessly
How to reduce DPWM jitter in UCD30xx series digital power controllers
Abstract: The UCD30xx series of digital power controllers include UCD3040, UCD3020 and UCD3028, which are mainly used in AC/DC power supplies and isolated DC/DC power supplies. The principles of digit...
德州仪器 Analogue and Mixed Signal
(Serial 17) Calculation of the Turns Ratio between the Primary and Secondary Coils of a Forward Switching Power Supply Transformer
1-6-3-2-2. Calculation of the turns ratio of the primary and secondary coils of the transformer The output voltage of the forward switching power supply is generally the average value of the pulsating...
木犯001号 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1257  1261  1815  2370  605  26  37  48  13  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号