of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be
used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its
products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
• ISSUE DEFINITION
This issue involves the output buffer entering an unidentified state when the input signals (only Control signals
or Clocks) are floating during reset or initialization of the memory controller after power up.
• PARAMETERS AFFECTED
No timing parameters are affected. The device may drive the outputs even though the read operation is not
enabled. A dummy read is performed to clear this condition.
• TRIGGER CONDITION(S)
Input signals(namely RPS# for QDR-I/QDRII , WE# and LD# for DDR-I/DDRII) or Clocks (K/K# and/or C/C#)
are floating during reset or initialization of the memory controller after power up.
• SCOPE OF IMPACT
This issue will jeopardize any number of writes or reads which take place after the controls or clock are left
floating. This can occur anywhere in the SRAM access ( all the way from power up of the memory device to
transitions taking place for read/write accesses to the memory device) if the above trigger conditions are met.
• EXPLANATION OF ISSUE
Figure 3
shows the output register Reset circuit with an SR Latch circled. This latch has two inputs with one
of them coming from some logic affected by the clock and RPS#(QDR) or WE# and LD#(DDR).The issue
happens when clocks are glitching/toggling with controls floating. This will cause the SR latch to be taken into
an unidentified state. The SR Latch will need to be reset by a dummy read operation if this happens.
SR LATCH
Figure 3. Output Register Reset Circuit
• WORKAROUND
This is viable only if the customer has the trigger conditions met during reset or initialization of the memory
controller after power up. In order for the workaround to perform properly, Cypress recommends the insertion
of a minimum of 16 “dummy” READ operations to every SRAM device on the board prior to writing any
meaningful data into the SRAM. After this one “dummy” READ operation, the device will perform properly.
“Dummy” READ is defined as a read operation to the device that is not meant to retrieve required data. The
“dummy” READ can be to any address location in the SRAM. Refer to
Figure 4
for the dummy read implemen-
tation.
Document #: 001-06217 Rev. *C
Page 4 of 8
In systems where multiple SRAMs with multiple RPS# lines are used, a dummy read operation will have to be
performed on every SRAM on the board. Below is an example sequence of events that can be performed
before valid access can be performed on the SRAM.
1) Initialize the Memory Controller
2) Assert RPS# Low for each of the memory devices
Note:
For all devices with x9 bus configuration, the following sequence needs to be performed:
1) For the 72M / 36M / 18M x9 devices drive address pin A2 / A10 / A3 low respectively and perform dummy
read.
2) For the 72M / 36M / 18M x9 devices drive address pin A2 / A10 / A3 high respectively and perform dummy
read.
If the customer has the trigger conditions met during normal access to the memory then there is no workaround
at this point.
K
/K
QDRII Operation
/RPS
Address
A
DataOut (Q)
C
Q(A)
E
Q(A+1)
Q(C)
Q(C+1)
G
Q(E)
Q(E+1)
WE#
Address
DataOut (Q)
Dummy Read
DDRII Operation
A
C
DQ(A)
E
DQ
(A+1)
DQ(C)
DQ
(C+1)
G
DQ
DQ(E)
(E+1)
Figure 4. Dummy Read Implementation
• FIX STATUS
The fix has been implemented on the new revision and is now available. The new revision is an increment of
the existing revision. Please refer to Table 4 for the list of devices affected, current revision and the new
revision after the fix.
3. JTAG Mode Issue
• ISSUE DEFINITION
If the input clock (K Clock) is left floating when the device is in JTAG mode, spurious high frequency noise on
this input can be interpreted by the device as valid clocks. This could cause the impedance matching circuitry
(ZQ) on the QDR/DDR devices to periodically load itself with incorrect values. These incorrect values in the
ZQ register could force the outputs into a High-Impedance state. The ZQ circuitry requires at least 1000 valid
K clock cycles to drive the outputs from high impedance to low impedance levels.
[align=left][color=rgb(85, 85, 85)][size=4] With the rapid development of new energy vehicles and the increasing complexity of automotive electronic systems, the functional safety of automobiles has r...
I am so angry, so mad, so rude and so annoying! ~~~~ I have 2TB of space on my Baidu Cloud account, but I am currently using only about 200GB:Today I saw some information shared by a forum user on EE ...
I've been working on it for a long time but nothing has come out. I'm so depressed...
Can someone tell me briefly the process of establishing a TCP connection using LWIP as a client, including which f...
As the title says, when creating a task in UCOS, it returns OS_NO_MORE_TCB. At this time, only 9 tasks have been created, but it says there are no free TCBs. What should I do? There are still many tas...
With the promotion of the construction of intelligent communities in the country, anti-theft systems have become essential equipment for intelligent communities. Especially in recent years, the urg...[Details]
In
circuit design,
current
measurement
is widely used, and the main fields are divided into three categories: in measurement,
the electric meter
is used to measure the curre...[Details]
1. Overview
Will passive devices
produce nonlinear intermodulation distortion? The answer is yes! Although there is no systematic theoretical analysis, it has been found in engineerin...[Details]
The Mobile Industry Processor Interface (MIPI) Alliance is an organization responsible for promoting the standardization of software and hardware in mobile devices. It has released the D-PHY specif...[Details]
I. Introduction
In the field of power conversion, isolated converters (forward, flyback, and double-ended) with low output DC voltage all use MOSFET as the rectifier device. Since these devi...[Details]
1 Introduction
Ultrasonic waves have strong directivity, slow energy consumption, and can propagate over long distances in a medium, so they are used for distance measurement. Ultrasonic detec...[Details]
1 Introduction
PROFIBUS is an international, open, and manufacturer-independent fieldbus standard. It is widely used in manufacturing automation, process industry automation, and automatio...[Details]
Experimental tasks
A DS18B20 is used to form a temperature measurement system. The temperature measurement accuracy reaches 0.1 degrees. The temperature range is between -20 degrees and +50 de...[Details]
Capacitors
are basic components in various electronic devices and are widely used for bypassing, coupling,
filtering
, tuning, etc. in electronic circuits. However, to use capacitors,...[Details]
We know that the inverter consists of two parts: the main circuit and the control circuit. Due to the nonlinearity of the main circuit (switching action), the inverter itself is a source of harmoni...[Details]
In 2012, more than half of the cars in the European, Japanese and American car markets will be equipped with color displays, navigation systems, satellite communications and other in-vehicle infota...[Details]
At present, the traffic congestion in cities is quite serious. According to relevant news reports: In China, the traffic congestion has expanded from megacities such as Beijing, Shanghai, and Guangzho...[Details]
0 Introduction
High-precision current source can provide high-precision current supply for precision instruments, and is suitable for automatic measurement tasks of various resistors in semico...[Details]
This article will introduce a design method for a distributed control system used in a tracking car, which can perform distributed control of motor modules, sensor modules, and lighting control mod...[Details]