531AB793M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531AB793M000BG

531AB793M000BG: DescriptionLVPECL Output Clock Oscillator, 793MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB793M000BG Overview

LVPECL Output Clock Oscillator, 793MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB793M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	793 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

SANYO 1100W vacuum cleaner motor drive circuit

Thyristor type AC arc welding machine no-load automatic stop circuit 2

Different grounding system circuit diagrams for different power systems

Adopts high-speed binary parallel adder circuit using ALU

5MHZ clock signal generator

555 ultrasonic liquid level indication circuit

Urgent - Can anyone tell me if there is an IP core or chip that can encode 20M input and 40M output?: Urgent... I would like to ask if there is any IP core or chip that can achieve 20Mbps input and 40Mbps output? Thank you! If I use cascade code, and require 20Mbps input and 40Mbps output, which solut...; tulipff RF/Wirelessly

I would also like to contribute a picture, the schematic diagram of YC2440: LOOK...; linda_xia Analog electronics

According to my need to design product development using LM3S8962, today I will study the LM3S8962 I2C English document and share my experience as follows: The internal module diagram of I2C is as follows:As can be seen from the above module diagram, LM3S8962 supports both master and slave modes, corresponding to the external I2C bus. In this product des...; eeleader Microcontroller MCU

How to view the contents of the camera PreviewBuffer?: I have the virtual address of PreviewBuffer and want to use the following method to check what is in the memory. Why does it crash? Data Abort [code] int k; PBYTE addr; addr = (PBYTE)VitualAddr; while...; yhphxj Embedded System

Must-have! The most complete wireless communication frequency allocation table in history: 1、5G NO2、LTE/LTE-Advanced/LTE-Advanced Pro3、 WCDMA/HSPA/HSPA+4、TD-SCDMA5、GSM/GPRS/EDGE/ EDGE Evolution/VAMOSRemark: P-GSM, benchmark GSM-900 frequency bandE-GSM, extended GSM-900 frequency band (inclu...; ohahaha RF/Wirelessly

About V5 PCIE interruption problem: XILINX Chinese document says that after cfg_interrupt_n and cfg_interrupt_assert_n are valid, when cfg_interrupt_rdy_n is valid, it means that the kernel has issued an interrupt. Later, it says that o...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components