SI5344D-B04314-GM datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SI5344D-B04314-GM

SI5344D-B04314-GM: DescriptionClock Synthesizer / Jitter Cleaner Low-Jitter, 4-Output, Any Frequency (<350MHz), Any Output, Jitter Attenuator; Categorysemiconductor Analog mixed-signal IC; File Size1MB，60 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

SI5344D-B04314-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5344D-B04314-GM	-	-	View	Buy Now

SI5344D-B04314-GM Overview

Clock Synthesizer / Jitter Cleaner Low-Jitter, 4-Output, Any Frequency (<350MHz), Any Output, Jitter Attenuator

SI5344D-B04314-GM Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Clock Synthesizer / Jitter Cleaner
Packaging	Tray

Preview

Download Datasheet

View All

Si5345/44/42 Rev D Data Sheet

10-Channel, Any-Frequency, Any-Output Jitter Attenuator/

Clock Multiplier

These jitter attenuating clock multipliers combine fourth-generation DSPLL

™

and

MultiSynth

™

technologies to enable any-frequency clock generation and jitter attenu-

ation for applications requiring the highest level of jitter performance. These devices

are programmable via a serial interface with in-circuit programmable non-volatile

memory (NVM) so they always power up with a known frequency configuration. They

support free-run, synchronous, and holdover modes of operation, and offer both au-

tomatic and manual input clock switching. The loop filter is fully integrated on-chip,

eliminating the risk of noise coupling associated with discrete solutions. Furthermore,

the jitter attenuation bandwidth is digitally programmable, providing jitter perform-

ance optimization at the application level. Programming the Si5345/44/42 is easy

with Silicon Labs’

ClockBuilder Pro

™

software. Factory preprogrammed devices are

also available.

Applications:

• OTN muxponders and transponders

• 10/40/100 G networking line cards

• GbE/10 GbE/100 GbE Synchronous Ethernet (ITU-T G.8262)

• Carrier Ethernet switches

• SONET/SDH line cards

• Broadcast video

• Test and measurement

• ITU-T G.8262 (SyncE) compliant

KEY FEATURES

• Generates any combination of output

frequencies from any input frequency

• Ultra-low jitter of 90 fs rms

• External Crystal: 25 to 54 MHz

• Input frequency range

• Differential: 8 kHz to 750 MHz

• LVCMOS: 8 kHz to 250 MHz

• Output frequency range

• Differential: 100 Hz to 1028 MHz

• LVCMOS: 100 Hz to 250 MHz

• Meets G.8262 EEC Option 1, 2 (SyncE)

• Highly configurable outputs compatible with

LVDS, LVPECL, LVCMOS, CML, and HCSL

with programmable signal amplitude

• Si5345: 4 input, 10 output, 64-QFN 9×9 mm

• Si5344: 4 input, 4 output, 44-QFN 7×7 mm

• Si5342: 4 input, 2 output, 44-QFN 7×7 mm

OSC

IN0

4 Input

Clocks

IN1

IN2

÷INT

Si5342

MultiSynth

DSPLL

MultiSynth

÷INT

OUT0

OUT1

OUT2

OUT3

OUT4

OUT5

OUT6

OUT7

Si5345

OUT8

OUT9

Si5344

Up to 10

Output Clocks

IN3/FB_IN

Status Flags

I2C / SPI

Status Monitor

Control

NVM

÷INT

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.1

Si5345/44/42 Rev D Data Sheet

Functional Description

3. Functional Description

The Si5345’s internal DSPLL provides jitter attenuation and any-frequency multiplication of the selected input frequency. Fractional in-

put dividers (P) allow the DSPLL to perform hitless switching between input clocks (INx) that are fractionally related. Input switching is

controlled manually or automatically using an internal state machine. The oscillator circuit (OSC) provides a frequency reference which

determines output frequency stability and accuracy while the device is in free-run or holdover mode. The high-performance MultiSynth

dividers (N) generate integer or fractionally related output frequencies for the output stage. A crosspoint switch connects any of the

MultiSynth generated frequencies to any of the outputs. Additional integer division (R) determines the final output frequency.

3.1 Frequency Configuration

The frequency configuration of the DSPLL is programmable through the serial interface and can also be stored in non-volatile memory.

The combination of fractional input dividers (P

), fractional frequency multiplication (M

), fractional output MultiSynth division

), and integer output division (R

) allows the generation of virtually any output frequency on any of the outputs. All divider values

for a specific frequency plan are easily determined using the ClockBuilder Pro utility.

3.2 DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation. Register configurable DSPLL loop bandwidth set-

tings in the range of 0.1 Hz to 4 kHz are available for selection. Since the loop bandwidth is controlled digitally, the DSPLL will always

remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.

3.3 Fastlock Feature

Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting

a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will ena-

ble the DSPLLs to lock faster. Fastlock Loop Bandwidth settings of in the range of 100 Hz to 4 kHz are available for selection. The

DSPLL will revert to its normal loop bandwidth once lock acquisition has completed.

3.4 Modes of Operation

Once initialization is complete the DSPLL operates in one of four modes: Free-run Mode, Lock Acquisition Mode, Locked Mode, or

Holdover Mode. A state diagram showing the modes of operation is shown in

Figure 3.1 Modes of Operation on page 5.

The follow-

ing sections describe each of these modes in greater detail.

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.1 | 4

Recommended Resources

Electric vehicle electrical schematic diagram

LDB-1 type leakage protector circuit a

Electronic sleep device circuit

Ventilation fan automatic control circuit

M50460-012P (TV) infrared remote control transmission control circuit

820e computer motherboard circuit diagram_56

Why does the power pcb still show as running in DEMO status after successful activation?: [i=s]This post was last edited by Fat Peach Baby on 2015-12-17 16:07[/i] As the title says, I would like to ask an expert for advice. According to the installation instructions, the appearance of this...; 胖桃宝贝 PCB Design

Working for ten years (Part 3): You can stop working overtime, but don’t expect a raise or promotion: [font=宋体][color=#000000]It took me so long to write (Part 3) because I was too busy recently. But it’s never too late to write a good article, haha. [/color][/font] [font=Times New Roman][color=#00000...; 向农 Talking about work

[After-class exercise] LaunchPad after-class exercise 10: Low power mode: LaunchPad After-Class Exercise 10: Low Power Mode1. Introduction MSP430 can work in one active mode ( AM ) and five low power modes (LPM0~LPM4) . Through software settings to control SCG1 , SCG0 , Osc...; 常见泽1 Microcontroller MCU

How to set VirtualCopyEx parameters?: In WINCE5.0 and below, you can use VirtualAlloc+VirtualCopy to access hardware. But it doesn't work in WINCE6.0, and an error will be reported when using VirtualCopy! I found that I can use VirtualAll...; qiquanwei225017 Embedded System

Sell a set of TI am335x starter kit (trading in progress): [i=s]This post was last edited by yan2513 on 2014-9-5 20:54[/i] Official product of TI: [url=http://www.ti.com.cn/tool/cn/tmdssk3358#3]http://www.ti.com.cn/tool/cn/tmdssk3358#3[/url] It has been gathe...; yan2513 Buy&Sell

51FPGA communication.. program can anyone help me annotate it, I don't understand it... follow the post: //MCU program: #include #include#include void outportb(unsigned char port, unsigned char nVal); unsigned char inportb(unsigned char port); unsigned char swap(unsigned char nVal); main() { while(1) { u...; ayuaini99 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components