GS8342D06BGD-350I datasheet, PDF

Datasheet> All Categories > storage> storage> GS8342D06BGD-350I

GS8342D06BGD-350I: DescriptionSRAM 1.8 or 1.5V 4M x 8 36M; Categorystorage storage; File Size325KB，30 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8342D06BGD-350I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS8342D06BGD-350I	-	-	View	Buy Now

GS8342D06BGD-350I Overview

SRAM 1.8 or 1.5V 4M x 8 36M

GS8342D06BGD-350I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	LBGA, BGA165,11X15,40
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Factory Lead Time	10 weeks
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	350 MHz
I/O type	SEPARATE
JESD-30 code	R-PBGA-B165
length	15 mm
memory density	33554432 bit
Memory IC Type	QDR SRAM
memory width	8
Number of functions	1
Number of terminals	165
word count	4194304 words
character code	4000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	4MX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.5/1.8,1.8 V
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum standby current	0.23 A
Minimum standby current	1.7 V
Maximum slew rate	0.675 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	13 mm

Preview

Download Datasheet

View All

GS8342D06/11/20/38BD-550/500/450/400/350

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• 2.5 Clock Latency

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 4 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) intputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid Pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

36Mb SigmaQuad-II+

Burst of 4 SRAM

550 MHz–350 MHz

1.8 V V

1.8 V or 1.5 V I/O

SRAMs. The GS8342D06/11/20/38BD SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS8342D06/11/20/38BD SigmaQuad-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

Each internal read and write operation in a SigmaQuad-II+ B4

RAM is four times wider than the device I/O bus. An input

data bus de-multiplexer is used to accumulate incoming data

before it is simultaneously written to the memory array. An

output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore the address

field of a SigmaQuad-II+ B4 RAM is always two address pins

less than the advertised index depth (e.g., the 4M x 8 has a 1M

addressable index).

SigmaQuad-II™ Family Overview

The GS8342D06/11/20/38BD are built in compliance with the

SigmaQuad-II+ SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 37,748,736-bit (36Mb)

Parameter Synopsis

-550

tKHKH

tKHQV

1.81 ns

0.45 ns

-500

2.0 ns

0.45 ns

-450

2.2 ns

0.45 ns

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

Rev: 1.02c 8/2017

1/30

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

TDA1516Q power amplifier circuit diagram

DC motor control circuit

Servo power supply circuit diagram developed by Panasonic

CB3463 combined semi-automatic turret lathe electrical schematic circuit 03

Touch music game console circuit

Circuit diagram using XOR gate to control oscillation frequency

Basic clock module problem, friends please help!: MSP430F149 has three oscillators:(1) LF/XT1 oscillator, providing ACLK clock signal;(2) XT2 oscillator, providing MCLK clock signal;(3) On-chip DCO oscillator, providing SMCLK clock signal;Among them,...; denglongtao Microcontroller MCU

Power ISA Version 2.06: Save it here. There are three volumes in total, which is a whole PDF. Interested students can also contact me to study together: Tianji.Fang#gmail.com Remember to replace # with @ when sending emails....; richiefang Embedded System

DC analysis of a constant current source as an active load. Stuck, urgent.: How is the expression for Q0's collector voltage V0 derived? (The expression is at the end, v0 is not drawn)...; zzw_rst Analogue and Mixed Signal

I have an urgent question about eye diagram simulation in ADS. I hope you can give me some advice!: I first built the single-line and differential line models in HFSS to get their S parameters respectively, and then used ADS to perform time domain transient simulation. The S parameters of the differ...; hqhui RF/Wirelessly

Share the design of third-order 8-bit FIR filter: The FIR filter coefficients are symmetrical. Using MATLAB design tools, the third-order 8-bit FIR filter coefficients are obtained. h(0)~h(4)={-1,3.75,3.75,-1}---------------Third-order 8-bit FIR dire...; eeleader FPGA/CPLD

As spring comes and flowers bloom, I "paint" the periphery of the TI C2000 LaunchPad!: [font=微软雅黑][size=5]In the early spring, don’t let your TI C2000 LaunchPad get bugs! In order to find more and more interesting applications for TI C2000 LaunchPad, let’s make peripheral circuits for i...; EEWORLD社区 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components