EEWORLDEEWORLDEEWORLD

Part Number

Search

2305-1HDCGI8

Description
SOIC-8, Reel
Categorylogic    logic   
File Size283KB,13 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

2305-1HDCGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
2305-1HDCGI8 - - View Buy Now

2305-1HDCGI8 Overview

SOIC-8, Reel

2305-1HDCGI8 Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSOP, SOP8,.25
Contacts8
Manufacturer packaging codeDCG8
Reach Compliance Codecompli
ECCN codeEAR99
series2305
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.012 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times4
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply3.3 V
propagation delay (tpd)0.35 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.25 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
minfmax133 MHz
Base Number Matches1
IDT2305
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
3.3V ZERO DELAY
CLOCK BUFFER
IDT2305
FEATURES:
Phase-Lock Loop Clock Distribution
10MHz to 133MHz operating frequency
Distributes one clock input to one bank of five outputs
Zero Input-Output Delay
Output Skew < 250ps
Low jitter <200 ps cycle-to-cycle
IDT2305-1 for Standard Drive
IDT2305-1H for High Drive
No external RC network required
Operates at 3.3V V
DD
Power down mode
Available in SOIC/TSSOP packages
DESCRIPTION:
The IDT2305 is a high-speed phase-lock loop (PLL) clock buffer,
designed to address high-speed clock distribution applications. The zero
delay is achieved by aligning the phase between the incoming clock and
the output clock, operable within the range of 10 to 133MHz.
The IDT2305 is an 8-pin version of the IDT2309. IDT2305 accepts one
reference input, and drives out five low skew clocks. The -1H version of this
device operates, up to 133MHz frequency and has a higher drive than the
-1 device. All parts have on-chip PLLs which lock to an input clock on the
REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT
pad. In the absence of an input clock, the IDT2305 enters power down. In
this mode, the device will draw less than 25
µA,
the outputs are tri-stated,
and the PLL is not running, resulting in a significant reduction of power.
The IDT2305 is characterized for both Industrial and Commercial
operation.
FUNCTIONAL BLOCK DIAGRAM
8
CLKOUT
PLL
REF
1
Control
Logic
3
CLK1
2
CLK2
5
CLK3
7
CLK4
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2012
Integrated Device Technology, Inc.
AUGUST 2012
DSC 5174/8
Created a MicroPython driver code repository
Today, I re-created the MicroPython driver code repository on the Code Cloud. In the future, the drivers of sensors, modules, LCDs, etc. organized by the community will be placed here. [url=https://gi...
dcexpert MicroPython Open Source section
Is there anyone who uses SLRC400? Please share your experience.
How does SLRC400 address and write data? Can you give a rough process?...
zheng273 RF/Wirelessly
8 things you need to let go of in life
1. Let go of stress. Whether you are tired or not depends on your mentality.   The room of the soul will be covered with dust if it is not cleaned. A dusty heart will become gray and confused. We have...
xujian2000 Talking
USBA VRJTAG Schematic
[i=s] This post was last edited by paulhyde on 2014-9-15 08:56 [/i] usbavrjtag schematic...
xiangzi001 Electronics Design Contest
Can someone upload the soc board data of embest and helio
Students who got these two boards in the forum, do you have CD information for these two boards? Can you upload it? Recently, the most talked about ones are only arrow soc and de1 soc. I look forward ...
chenzhufly FPGA/CPLD
Ask about using C2Prog to burn TMS320f28035
I'd like to ask how to use C2Prog to program TMS320f28035 via the serial port. It prompts *** PLEASE RESET TARGET IN SCI BOOT-LOADER MODE *** Connecting with target (autobaud)... OK. Bootloading... OK...
a26409310 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2862  2857  2403  2042  390  58  49  42  8  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号