TH50VSF2582 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > TH50VSF2582

Preview

TH50VSF2582: DescriptionSRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE; File Size513KB，50 Pages; ManufacturerToshiba Semiconductor; Websitehttp://toshiba-semicon-storage.com/

Download Datasheet Compare View All

TH50VSF2582 Overview

SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE

Preview

Download Datasheet

View All

TH50VSF2582/2583AASB

TENTATIVE

TOSHIBA MULTI-CHIP INTEGRATED CIRCUIT SILICON GATE CMOS

SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE

DESCRIPTION

The TH50VSF2582/2583AASB is a mixed multi-chip package containing a 4,194,304-bit full CMOS SRAM and a

33,554,432-bit flash memory. The CIOS and CIOF inputs can be used to select the optimal memory configuration.

The power supply for the TH50VSF2582/2583AASB can range from 2.7 V to 3.6 V. The TH50VSF2582/2583AASB

can perform simultaneous read/write operations on its flash memory and is available in a 69-pin BGA package,

making it suitable for a variety of applications.

FEATURES

•

Power supply voltage

CCs

2.7 V~3.6 V

CCf

2.7 V~3.6 V

Data retention supply voltage

CCs

1.5 V~3.6 V

Current consumption

Operating: 45 mA maximum (CMOS level)

Standby: 7

µA

maximum (SRAM CMOS level)

Standby: 10

µA

maximum (flash CMOS level)

Block erase architecture for flash memory

8 blocks of 8 Kbytes

63 blocks of 64 Kbytes

Organization

CIOF

CIOS

Flash Memory

2,097,152 words of 16 bits

4,194,304 words of 8 bits

SRAM

262,144 words of 16 bits

524,288 words of 8 bits

•

Function mode control for flash memory

Compatible with JEDEC-standard commands

Flash memory functions

Simultaneous Read/Write operations

Auto-Program

Auto Chip Erase, Auto Block Erase

Auto Multiple-Block Erase

Program Suspend/Resume

Block-Erase Suspend/Resume

Data Polling / Toggle Bit function

Block Protection / Boot Block Protection

Support for automatic sleep and hidden ROM area

Common flash memory interface (CFI)

Byte/Word Modes

Erase and Program cycles for flash memory

cycles (typical)

Boot block architecture for flash memory

TH50VSF2582AASB: Top boot block

TH50VSF2583AASB: Bottom boot block

Package

P-FBGA69-1209-0.80A3: 0.31 g (typ.)

PIN ASSIGNMENT

(TOP VIEW)

•

CIOF

, CIOS

(×16,

×16)

PIN NAMES

A0~A21

A12S

A12F

DQ0~DQ15

Address inputs

A12 input for SRAM

A12 input for flash memory

A18 input for SRAM

Data inputs/outputs

Chip Enable input for flash memory

Output Enable input

Write Enable input

Data byte control input

Ready/Busy output

Hardware reset input

Write Protect / Program Acceleration input

Word Enable input for SRAM

Word Enable input for flash memory

Power supply for SRAM

Power supply for flash memory

Ground

Not connected

Do not use

000707EBA2

CEF

CE1S

DQ0

DQ8

CE1S , CE2S Chip Enable inputs for SRAM

CEF

A18

A17

DQ1

DQ9

DQ10

DQ2

WP/ACC

RESET

CE2S

A20

A19

A10

DQ6

A11

A12

A13

A14

A15

A16

, UB

RY/BY

RESET

WP/ACC

CIOS

CIOF

CCs

CCf

RY/BY

DQ3

CCf

DQ11

DQ4

DQ13 DQ15 CIOF

DQ7

DQ14

CCs

DQ12

CIOS

DQ5

•

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general

can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the

buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and

to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or

damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the

most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the “Handling

Guide for Semiconductor Devices,” or “TOSHIBA Semiconductor Reliability Handbook” etc..

•

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal

equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are

neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or

failure of which may cause loss of human life or bodily injury (“Unintended Usage”). Unintended Usage include atomic energy

control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control

instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document

shall be made at the customer’s own risk.

2001-10-25

1/50

TH50VSF2582 Related Products

	TH50VSF2582	TH50VSF2582AASB	TH50VSF2583AASB
Description	SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE	SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE	SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE
Maker	-	Toshiba Semiconductor	Toshiba Semiconductor
Parts packaging code	-	BGA	BGA
package instruction	-	LFBGA, BGA69,10X12,32	LFBGA, BGA69,10X12,32
Contacts	-	69	69
Reach Compliance Code	-	unknow	unknow
Maximum access time	-	70 ns	70 ns
Other features	-	USER CONFIGURABLE AS 4M X 8 FLASH AND CONTAINS SRAM CONFIGURED AS 256K X 16 OR 512K X 8	USER CONFIGURABLE AS 4M X 8 FLASH AND CONTAINS SRAM CONFIGURED AS 256K X 16 OR 512K X 8
JESD-30 code	-	R-PBGA-B69	R-PBGA-B69
JESD-609 code	-	e0	e0
length	-	12 mm	12 mm
memory density	-	33554432 bi	33554432 bi
Memory IC Type	-	MEMORY CIRCUIT	MEMORY CIRCUIT
memory width	-	16	16
Mixed memory types	-	FLASH+SRAM	FLASH+SRAM
Number of functions	-	1	1
Number of terminals	-	69	69
word count	-	2097152 words	2097152 words
character code	-	2000000	2000000
Operating mode	-	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	-	85 °C	85 °C
Minimum operating temperature	-	-40 °C	-40 °C
organize	-	2MX16	2MX16
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	-	LFBGA	LFBGA
Encapsulate equivalent code	-	BGA69,10X12,32	BGA69,10X12,32
Package shape	-	RECTANGULAR	RECTANGULAR
Package form	-	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH
power supply	-	3/3.3 V	3/3.3 V
Certification status	-	Not Qualified	Not Qualified
Maximum seat height	-	1.4 mm	1.4 mm
Maximum slew rate	-	0.05 mA	0.05 mA
Maximum supply voltage (Vsup)	-	3.6 V	3.6 V
Minimum supply voltage (Vsup)	-	2.7 V	2.7 V
Nominal supply voltage (Vsup)	-	3 V	3 V
surface mount	-	YES	YES
technology	-	CMOS	CMOS
Temperature level	-	INDUSTRIAL	INDUSTRIAL
Terminal surface	-	TIN LEAD	TIN LEAD
Terminal form	-	BALL	BALL
Terminal pitch	-	0.8 mm	0.8 mm
Terminal location	-	BOTTOM	BOTTOM
width	-	9 mm	9 mm
Base Number Matches	-	1	1

Recommended Resources

High stability DC power supply circuit diagram

M62210FP application example circuit diagram

Low voltage starting adjustable DC voltage stabilized power supply circuit diagram

Direct heating gas-sensitive bridge detection circuit

Voice controlled holiday lights

Sine wave to square wave conversion circuit

UCOS is starting to make me mad: A few days ago, I was very patient and read the books by Ren Zhe and Shao Beibei carefully. I kept reading and reading until I got to the news. Suddenly, I felt like my brain was dead and I couldn't r...; 常见泽1 Real-time operating system RTOS

315——Let’s talk about how you “fall into traps” and “avoid traps” during the shopping process?: [font=微软雅黑][size=3][color=#000000]315 is coming soon. What electronic products have you bought recently? [/color][/size][/font] [font=微软雅黑][size=3][color=#000000] [/color][/size][/font] [font=微软雅黑][si...; eric_wang Talking

Help---Use EDA to implement a 4-digit decimal password lock: Does anyone have any information on this? Please send it to my email: [email]tangkit@163.com[/email] or discuss it here. You can also give me some tips. Thank you... :) :) :)...; oneonone FPGA/CPLD

Assembly language, control of LED induction cooker system: [align=left][font=宋体][size=12pt]Use the hardware resources of the experimental system to design an "induction cooker controller with [font=Times New Roman]LED[/font][font=宋体] display". [/font][/size][...; 安小雨 MCU

Freescale MQX Task Scheduling: This is the document we compiled about Freescale MQX task scheduling, in Chinese....; bluehacker NXP MCU

This is my first PCB diagram. Can you give me some advice?: [img]http://fmn006.xnimg.cn/fmn006/pic001/20080906/19/35/large_zXYS_4880k132089.jpg[/img] [img]http://fmn009.xnimg.cn/fmn009/pic001/20080906/19/45/large_w4lF_5123a132089.jpg[/img] This is the first PC...; yang_swust PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components