EEWORLDEEWORLDEEWORLD

Part Number

Search

51750-050

Description
Power to the Board 552-5EBF-PWRBLADE RECEPTACLE - VERTICAL
CategoryThe connector   
File Size345KB,4 Pages
ManufacturerFCI / Amphenol
Download Datasheet Parametric Compare View All

51750-050 Overview

Power to the Board 552-5EBF-PWRBLADE RECEPTACLE - VERTICAL

51750-050 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerFCI / Amphenol
Product CategoryPower to the Board
PackagingTray
Factory Pack Quantity88
PDM: Rev:B
STATUS:
Released
Printed: Dec 20, 2010
.

51750-050 Related Products

51750-050
Description Power to the Board 552-5EBF-PWRBLADE RECEPTACLE - VERTICAL
Product Attribute Attribute Value
Manufacturer FCI / Amphenol
Product Category Power to the Board
Packaging Tray
Factory Pack Quantity 88
How to generate a trapezoidal waveform using TINA-TI?
How to use TINA-TI to generate a trapezoidal wave? The waveform is as shown in the picture....
qwqwqw2088 Analogue and Mixed Signal
There is a problem with the compilation, please help! Urgent! Urgent!
Error: Node instance "inst" instantiates undefined entity "aab" This is what I encountered after compiling. To explain, the aab module is a component compiled by me using the vhdl language. This sente...
eeleader FPGA/CPLD
C language uses binary tree to parse polynomials and evaluate
It mainly realizes the analysis of polynomial data calculation. If there is a need to make a simple calculator based on a single-chip microcomputer, then it is sufficient.#include stdio.h #include str...
liu583685 stm32/stm8
This UCos
This uCOS has hit me hard. I could barely use it before, but it's getting more and more annoying. Porting a GUI makes me laugh and cry~~~ I have to work harder~~~...
Yehhon Real-time operating system RTOS
Experts please come in, find the greatest common divisor VHDL language program!
VHDL language program to find the greatest common divisor! Urgent, thank you!!...
matin FPGA/CPLD
Ask simple questions
Can an FPGA be made into two unrelated blocks, such as a NIOS core and a combinational logic circuit. Can the two exist at the same time? If so, do they have to share a common clock?...
cafppla FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 775  374  2649  1758  2674  16  8  54  36  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号