EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2158CUP-14#PBF

Description
Analog to Digital Converters - ADC 14-bit, 310Msps, 1.8V Dual ADC, DDR LVDS Outputs
CategoryAnalog mixed-signal IC    converter   
File Size823KB,28 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance
Download Datasheet Parametric Compare View All

LTC2158CUP-14#PBF Overview

Analog to Digital Converters - ADC 14-bit, 310Msps, 1.8V Dual ADC, DDR LVDS Outputs

LTC2158CUP-14#PBF Parametric

Parameter NameAttribute value
Brand NameAnalog Devices Inc
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerADI
package instructionHVQCCN,
Contacts64
Manufacturer packaging code05-08-1705
Reach Compliance Codecompliant
ECCN code3A001.A.5.A.4
Maximum analog input voltage1.32 V
Minimum analog input voltage-1.32 V
Converter typeADC, PROPRIETARY METHOD
JESD-30 codeS-PQCC-N64
JESD-609 codee3
length9 mm
Maximum linear error (EL)0.0458%
Humidity sensitivity level1
Number of analog input channels2
Number of digits14
Number of functions1
Number of terminals64
Maximum operating temperature70 °C
Minimum operating temperature
Output bit codeOFFSET BINARY, 2\'S COMPLEMENT BINARY
Output formatPARALLEL, WORD
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Sampling rate310 MHz
Sample and hold/Track and holdSAMPLE
Maximum seat height0.8 mm
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width9 mm
LTC2158-14
Dual 14-Bit 310Msps ADC
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The
LTC
®
2158-14
is a 2-channel simultaneous sampling
310Msps 14-bit A/D converter designed for digitizing high
frequency, wide dynamic range signals. It is perfect for
demanding communications applications with AC per-
formance that includes 68.8dB SNR and 88dB spurious
free dynamic range (SFDR). The 1.25GHz input bandwidth
allows the ADC to undersample high frequencies with
good performance. The latency is only six clock cycles.
DC specs include ±1.2LSB INL (typ), ±0.35LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 2.11LSB
RMS
.
The digital outputs are double data rate (DDR) LVDS.
The ENC
+
and ENC
inputs can be driven differentially with
a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional
clock duty cycle stabilizer allows high performance at full
speed for a wide range of clock duty cycles.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
68.8dBFS SNR
88dB SFDR
Low Power: 724mW Total
Single 1.8V Supply
DDR LVDS Outputs
Easy-to-Drive 1.32V
P-P
Input Range
1.25GHz Full Power Bandwidth S/H
Optional Clock Duty Cycle Stabilizer
Low Power Sleep and Nap Modes
Serial SPI Port for Configuration
Pin-Compatible 12-Bit Version
64-Lead (9mm × 9mm) QFN Package
APPLICATIONS
n
n
n
n
n
n
Communications
Cellular Basestations
Software Defined Radios
Medical Imaging
High Definition Video
Testing and Measurement Instruments
TYPICAL APPLICATION
V
DD
CHANNEL A
ANALOG
INPUT
14-BIT
PIPELINED
ADC CORE
CORRECTION
LOGIC
OUTPUT
DRIVERS
OV
DD
DA12_13
DA0_1
LTC2158-14 32K Point 2-Tone FFT,
f
IN
= 71MHz and 69MHz, 310Msps
0
DDR
LVDS
AMPLITUDE (dBFS)
DDR
LVDS
–20
–40
–60
–80
S/H
CLOCK
CLOCK/DUTY
CYCLE
CONTROL
OGND
CHANNEL B
OV
DD
DB12_13
DB0_1
215814 TA01
–100
ANALOG
INPUT
14-BIT
PIPELINED
ADC CORE
GND
OGND
CORRECTION
LOGIC
OUTPUT
DRIVERS
–120
S/H
0
20
40
60 80 100 120 140
FREQUENCY (MHz)
215814 TA01b
215814fa
For more information
www.linear.com/LTC2158-14
1

LTC2158CUP-14#PBF Related Products

LTC2158CUP-14#PBF LTC2158IUP-14#TRPBF LTC2158CUP-14#TRPBF
Description Analog to Digital Converters - ADC 14-bit, 310Msps, 1.8V Dual ADC, DDR LVDS Outputs Analog to Digital Converters - ADC 14-bit, 310Msps, 1.8V Dual ADC, DDR LVDS Outputs Analog to Digital Converters - ADC 14-bit, 310Msps, 1.8V Dual ADC, DDR LVDS Outputs
Product Attribute - Attribute Value Attribute Value
Manufacturer - ADI ADI
Product Category - Analog to Digital Converters - ADC Analog to Digital Converters - ADC
Shipping Restrictions - This product may require additional documentation to export from the United States. This product may require additional documentation to export from the United States.
RoHS - Details Details
Mounting Style - SMD/SMT SMD/SMT
Package / Case - QFN-64 QFN-64
Resolution - 14 bit 14 bit
Number of Channels - 2 Channel 2 Channel
Sampling Rate - 310 MS/s 310 MS/s
Input Type - Differential Differential
Architecture - Pipeline Pipeline
Reference Type - Internal Internal
Analog Supply Voltage - 1.8 V 1.8 V
Packaging - Reel Reel
Product - Analog to Digital Converters Analog to Digital Converters
Type - High Speed High Speed
Shutdown - Shutdown Shutdown
Development Kit - DC1564A-G, DC1946A DC1564A-G, DC1946A
DNL - Differential Nonlinearity - 0.35 LSB 0.35 LSB
INL - Integral Nonlinearity - 1.2 LSB 1.2 LSB
Pd - Power Dissipation - 724 mW 724 mW
SFDR - Spurious Free Dynamic Range - 88 dB 88 dB
Factory Pack Quantity - 2000 2000
How to realize multi-line display with 8X8 LED
When the row line is high and the column line is low, the lights are turned on. How to make sure that there is no interference between lights in different rows in the line-by-line display? Will the co...
yangruizi Embedded System
Why should the PFC bandwidth be controlled at 10~20Hz?
Help, why should the PFC bandwidth be controlled at 10~20Hz? I wonder if any of you can explain this to me, thank you~~...
ohahaha Analogue and Mixed Signal
After using the synchronization chain to handle metastability, there may still be inconsistencies between the input logic and the output logic, right? ? ?
When dealing with metastability, many materials say that using a synchronization chain (multiple D flip-flops) can greatly reduce the problem of metastability. I think its role is to make the input of...
eeleader FPGA/CPLD
AVRJTAG emulator complete home made
Homemade Instructions [url]http://bbs.21ic.com/upfiles/img/20079/200791083935955.pdf[/url] Homemade Schematic [url]http://bbs.21ic.com/upfiles/img/20079/20079108408128.pdf[/url] Bootloader [url]http:/...
njlianjian Microchip MCU
Regarding the use of FPGA language to implement VGA display color bar simulation, it always fails.. Help. There are source programs and simulation screenshots.
library ieee; use ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; entity vga isport(reset : in std_logic;clk : in std_logic;vga_hs_control : out std_logic;vga_v...
lxbbd FPGA/CPLD
Question from tny276
[backcolor=rgb(239, 245, 249)]I am a newbie and would like to ask you a question. I want to use TNY276 to make a power supply with 220v input and +5v +12v -12v output, single-ended flyback. The +5v ou...
lhwaizhu Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1286  2387  1776  2637  2320  26  49  36  54  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号