SN74LS164
Serial-In Parallel-Out
Shift Register
The SN74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift
Register. Serial data is entered through a 2-Input AND gate
synchronous with the LOW to HIGH transition of the clock. The
device features an asynchronous Master Reset which clears the
register setting all outputs LOW independent of the clock. It utilizes
the Schottky diode clamped process to achieve high speeds and is fully
compatible with all ON Semiconductor TTL products.
http://onsemi.com
•
•
•
•
•
•
Typical Shift Frequency of 35 MHz
Asynchronous Master Reset
Gated Serial Data Input
Fully Synchronous Data Transfers
Input Clamp Diodes Limit High Speed Termination Effects
ESD > 3500 Volts
LOW
POWER
SCHOTTKY
14
1
GUARANTEED OPERATING RANGES
Symbol
VCC
TA
IOH
IOL
Parameter
Supply Voltage
Operating Ambient
Temperature Range
Output Current – High
Output Current – Low
Min
4.75
0
Typ
5.0
25
Max
5.25
70
–0.4
8.0
Unit
V
°C
mA
mA
14
PLASTIC
N SUFFIX
CASE 646
1
SOIC
D SUFFIX
CASE 751A
14
1
SOEIAJ
M SUFFIX
CASE 965
ORDERING INFORMATION
Device
SN74LS164N
SN74LS164D
SN74LS164DR2
SN74LS164M
SN74LS164MEL
Package
14 Pin DIP
SOIC–14
SOIC–14
SOEIAJ–14
SOEIAJ–14
Shipping
2000 Units/Box
55 Units/Rail
2500/Tape & Reel
See Note 1
See Note 1
1. For ordering information on the EIAJ version of
the SOIC package, please contact your local
ON Semiconductor representative.
©
Semiconductor Components Industries, LLC, 2001
1
October, 2001 – Rev. 7
Publication Order Number:
SN74LS164/D
SN74LS164
CONNECTION DIAGRAM DIP
(TOP VIEW)
VCC
14
Q7
13
Q6
12
Q5
11
Q4
10
MR
9
CP
8
NOTE:
The Flatpak version has the same
pinouts (Connection Diagram) as
the Dual In Line Package.
1
A
2
B
3
Q0
4
Q1
5
Q2
6
Q3
7
GND
LOADING
(Note a)
PIN NAMES
A, B
CP
MR
Q0 - Q7
Data Inputs
Clock (Active HIGH Going Edge) Input
Master Reset (Active LOW) Input
Outputs
HIGH
0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
LOW
0.25 U.L.
0.25 U.L.
0.25 U.L.
5 U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40
mA
HIGH/1.6 mA LOW.
LOGIC SYMBOL
1
2
8
A
LS164
B
8 BIT SHIFT REGISTER
CP
MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
9
3 4
5
6 10 11 12 13
VCC = PIN 14
GND = PIN 7
http://onsemi.com
2
SN74LS164
LOGIC DIAGRAM
1
2
A
D
B
CD
CD
CD
CD
CD
CD
CD
CD
CP
MR
VCC = PIN 14
GND = PIN 7
= PIN NUMBERS
Q0
3
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
8
9
Q1
4
Q2
5
Q3
6
Q4
10
Q5
11
Q6
12
Q7
13
FUNCTIONAL DESCRIPTION
The LS164 is an edge-triggered 8-bit shift register with
serial data entry and an output from each of the eight stages.
Data is entered serially through one of two inputs (A or B);
either of these inputs can be used as an active HIGH Enable
for data entry through the other input. An unused input must
be tied HIGH, or both inputs connected together.
OPERATING
MODE
Reset (Clear)
Shift
Each LOW-to-HIGH transition on the Clock (CP) input
shifts data one place to the right and enters into Q0 the logical
AND of the two data inputs (A•B) that existed before the
rising clock edge. A LOW level on the Master Reset (MR)
input overrides all other inputs and clears the register
asynchronously, forcing all Q outputs LOW.
MODE SELECT — TRUTH TABLE
OUTPUTS
B
X
I
h
I
h
Q0
L
L
L
L
H
Q1–Q7
L–L
q0 – q6
q0 – q6
q0 – q6
q0 – q6
INPUTS
MR
L
H
H
H
H
A
X
I
I
h
h
L (l) = LOW Voltage Levels
H (h) = HIGH Voltage Levels
X = Don’t Care
qn = Lower case letters indicate the state of the referenced input or output one
qn =
set-up time prior to the LOW to HIGH clock transition.
http://onsemi.com
3
SN74LS164
DC CHARACTERISTICS OVER OPERATING
TEMPERATURE RANGE
(unless otherwise specified)
Limits
Symbol
VIH
VIL
VIK
VOH
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage
2.7
–0.65
3.5
0.25
VOL
Output LOW Voltage
0.35
Input HIGH Current
0.1
Input LOW Current
Short Circuit Current (Note 2)
–20
–0.4
–100
0.5
20
IIH
IIL
IOS
V
µA
mA
mA
mA
mA
0.4
Min
2.0
0.8
–1.5
Typ
Max
Unit
V
V
V
V
V
Test Conditions
Guaranteed Input HIGH Voltage for
All Inputs
Guaranteed Input LOW Voltage for
All Inputs
VCC = MIN, IIN = –18 mA
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
IOL = 4.0 mA
IOL = 8.0 mA
VCC = VCC MIN,
VIN = VIH or VIL
per Truth Table
VCC = MAX, VIN = 2.7 V
VCC = MAX, VIN = 7.0 V
VCC = MAX, VIN = 0.4 V
VCC = MAX
VCC = MAX
ICC
Power Supply Current
27
2. Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
(TA = 25°C)
Limits
Symbol
fMAX
tPHL
tPLH
tPHL
Parameter
Maximum Clock Frequency
Propagation Delay
MR to Output Q
Propagation Delay
Clock to Output Q
Min
25
Typ
36
24
17
21
36
27
32
Max
Unit
MHz
ns
ns
VCC = 5.0 V
CL = 15 pF
Test Conditions
AC SETUP REQUIREMENTS
(TA = 25°C)
Limits
Symbol
tW
ts
th
trec
Parameter
CP, MR Pulse Width
Data Setup Time
Data Hold Time
MR to Clock Recovery Time
Min
20
15
5.0
20
Typ
Max
Unit
ns
ns
ns
ns
VCC = 5 0 V
5.0
Test Conditions
http://onsemi.com
4
SN74LS164
AC WAVEFORMS
*The shaded areas indicate when the input is permitted to change for predictable output performance.
I/fmax
CP
Q
1.3 V
tW
1.3 V
MR
1.3 V
1.3 V
tW
1.3 V
trec
1.3 V
t
PHL
tPHL
1.3 V
CONDITIONS: MR = H
tPLH
1.3 V
CP
Q
1.3 V
Figure 1. Clock to Output Delays
and Clock Pulse Width
Figure 2. Master Reset Pulse Width,
Master Reset to Output Delay and
Master Reset to Clock Recovery Time
1/fmax
CP
1.3 V
ts(H)
D
*
1.3 V
1.3 V
th(H)
1.3 V
tW
1.3 V
th(L)
1.3V
1.3 V
1.3 V
ts(L)
Q
1.3 V
1.3 V
Figure 3. Data Setup and Hold Times
http://onsemi.com
5
京公网安备 11010802033920号
EEWORLD
