530AA1404M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530AA1404M00DG

530AA1404M00DG: DescriptionLVPECL Output Clock Oscillator, 1404MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA1404M00DG Overview

LVPECL Output Clock Oscillator, 1404MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1404M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1404 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Common mode signal emitter coupling differential amplifier circuit a

Stabilizer tube spark elimination circuit a

Lighting delay circuit using transistors Part 3

Digital circuit sound and light control stair delay switch circuit (1)

Fast charger circuit diagram using BQ2002 integrated chip

Quartz crystal square wave oscillator

EEWORLD University Hall----TI 2016 Motor Drive Online Seminar: TI 2016 Motor Drive Online Seminar : https://training.eeworld.com.cn/course/3875...; wanglan123 Power technology

AM335X touch screen hardware connection and Linux driver: Many customers asked about the connection and driver issues of the touch screen. In addition, there are also questions about using the touch screen and general-purpose ADC at the same time. I would li...; chenzhufly DSP and ARM Processors

MSP430F149 implements TB capture to measure the frequency of input signals: 430 MCU driver: #include int main(void) {WDTCTL| = WDTPW + WDTHOLD;// Stop WDTBCSCTL2|=SELS;P1SEL|=0X02;P1DIR |= 0x08;// P1.2 and P1.3 outputCCTL0|=CM_1+SCS+CAP+CCIE;TACTL|= TASSEL_2 + MC_2+TAIE;// SM...; fish001 Microcontroller MCU

Thanks to the forum user named F for giving 3 development boards: Thanks to the netizen named F who did not want to reveal his name for donating his idle development board to the forum. I would also like to thank everyone for silently sharing their experience and ac...; eric_wang Talking

A low power single-stage power factor correction circuit: Abstract: This paper discusses the principle of a single-stage power factor correction circuit and analyzes its experimental results. For a converter with a relatively small power, if a complex power ...; zbz0529 Power technology

Advantages and disadvantages: [align=left][color=#000] select[color=rgb(205, 23, 31)][url=http://www.ti.com/hpa-mhr-sen-lm35-awire-20150826-lp-tempsense-wwe]Temperature传感Production[/url][/color] maybe一标，但because there are many dif...; maylove Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components