EEWORLDEEWORLDEEWORLD

Part Number

Search

552BJ000972DG

Description
VCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz
CategoryPassive components   
File Size341KB,15 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

552BJ000972DG Online Shopping

Suppliers Part Number Price MOQ In stock  
552BJ000972DG - - View Buy Now

552BJ000972DG Overview

VCXO Oscillators VCXO; Diff/SE; Dual Freq; 10-1417 MHz

552BJ000972DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryVCXO Oscillators
Frequency10 MHz to 945 MHz
Frequency Stability20 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Height1.65 mm
Width5 mm
PackagingTray
Current Rating99 mA
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
( V C X O ) 1 0 MH
Z TO
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
6
V
DD
FS
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.1 4/13
Copyright © 2013 by Silicon Laboratories
Si552
I'm begging for Chinese information on MC34940 or MC33794 or ~~
I'm begging for Chinese information on MC34940 or MC33794, or a water level measurement control system designed using these two chips. Thank you very much. If you have any information on this, please ...
symlith2 MCU
【R7F0C809】Program download problem
I received the board two days ago. I tested it yesterday and downloaded a DEMO program. I have a question to ask you. I used the E1 downloader to download the program at first, and then I used the EZ ...
29447945 Renesas Electronics MCUs
Based on msp430g2553+nrf24L01
[code]#include# include"API.h"//define of rf24l01 # include"SPI.h"// #include #define RLED (16) #define Key (13) uchar rx_buf[TX_PLOAD_WIDTH]; uchar tx_buf[TX_PLOAD_WIDTH]; uchar msg[TX_PLOAD_WIDTH]={...
junggle Microcontroller MCU
Does anyone have a file that contains the SIM300 AT commands, their return codes, and their meanings?
If there is no more complete document, please tell me the return codes and meanings of the following commands first, in an emergency: 1 AT command to turn off the module: AT+CPOWD=1 2 AT command to tu...
xdyc2004 Industrial Control Electronics
Free FPGA Video Tutorial Download
[size=7][color=#ff0000]FPGA video tutorial free download[/color][/size] [font=Verdana][size=7]Download address:[/size][url=http://www.verycd.com/topics2765248][size=7][color=#810081]http://www.verycd....
weierdadz FPGA/CPLD
Practical Information 2 - Performance Comparison between CDMA2000 1X and GPRS
CDMA2000 1X and GPRS belong to the same 2.5G mobile communication network, which is mainly established to provide packet data services. The following is a comparison of CDMA2000 1X and GPRS in several...
1234 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2912  1481  1891  1976  258  59  30  39  40  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号