EEWORLDEEWORLDEEWORLD

Part Number

Search

530QB1118M00DG

Description
CMOS/TTL Output Clock Oscillator, 1118MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530QB1118M00DG Overview

CMOS/TTL Output Clock Oscillator, 1118MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QB1118M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1118 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Newbie urgent help…How to use STC series to generate frequency adjustable square wave? ????? ????? ????
[size=5][color=red]The microcontroller model is STC 12C5A60S2. How can I program it to output a 4KHz-5KHz square wave with an amplitude of 1V and variable frequency? The 4X4 button requires that after...
ejobs 51mcu
LM Flash programmer cannot be used after installation
After downloading and installing TI's programmer software, click the icon to run it, and the "0xxxxxxxxxxx" instruction references the "0x0xxxxxxxxx" memory, which cannot be read.In this case, you can...
colarence Microcontroller MCU
The schematic diagram is correct but the result is wrong. Please help me.
As the title says, the schematic and rule check are correct, but the production PCB has many wires that are not connected. Can I connect them myself?...
freeNathaniel PCB Design
Notice on organizing the 2009 National Undergraduate Electronic Design Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i][size=4][b][color=red]Introduction:[/color][/b]The National Undergraduate Electronic Design Competition (2009-2012) Organizing Committe...
open82977352 Electronics Design Contest
How to use synplify to synthesize a project with a core generator to generate IP?
I used synplify to synthesize a project with an ISE IP core, added properties to make it a black box, and when I checked it in synplify, it was successfully synthesized as a black box, as shown in the...
eeleader FPGA/CPLD
Please help me find where is the error in this code
module example1(equal); output equal; reg a,b; reg equal; initial begin a=0; b=0;#100 a=0;b=1; #100 b=1;b=1; #100 a=1;b=0; #100 $stop; end compare compare1(equal,a,b); endmodule module compare(equal,a...
瓷娃娃 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2723  675  418  1022  1693  55  14  9  21  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号