WM8774
24-bit, 192kHz 8-Channel Input Stereo Codec
DESCRIPTION
The WM8774 is a high performance, stereo audio codec
with an 8 channel input selector. The WM8774 is ideal for
surround sound processing applications for home hi-fi,
automotive and other audio visual equipment.
A stereo 24-bit multi-bit sigma delta ADC is used with an
eight stereo channel input selector. Each channel has
analogue domain mute and programmable gain control.
Digital audio output word lengths from 16-32 bits and
sampling rates from 8kHz to 96kHz are supported.
A stereo 24-bit multi-bit sigma delta DAC is used with
oversampling digital interpolation filters. Digital audio input
word lengths from 16-32 bits and sampling rates from 8kHz
to 192kHz are supported. Each DAC channel has
independent analogue volume and mute control, with a set
of input multiplexors allowing selection of an external
analogue input into these volume controls.
The audio data interface supports I
2
S, left justified, right
justified and DSP digital audio formats.
The device is controlled via a 3 wire serial interface. The
interface provides access to all features including channel
selection, volume controls, mutes, de-emphasis and power
management facilities. The device is available in a 64-pin
TQFP package.
FEATURES
•
Audio Performance
−
106dB SNR (‘A’ weighted @ 48kHz) DAC
−
101dB SNR (‘A’ weighted @ 48kHz) ADC
DAC Sampling Frequency: 8kHz – 192kHz
ADC Sampling Frequency: 8kHz – 96kHz
3-Wire SPI Compatible Serial Control Interface
Master or Slave Clocking Mode
Programmable Audio Data Interface Modes
−
I
2
S, Left, Right Justified or DSP
−
16/20/24/32 bit Word Lengths
Stereo DAC with independent analogue and digital volume
controls
Analogue Bypass Path Feature
Selectable AUX input to the volume controls
Eight stereo ADC inputs with analogue gain adjust from
+19dB to –12dB in 1dB steps
2.7V to 5.5V Analogue, 2.7V to 3.6V Digital supply
Operation
5V tolerant digital inputs
•
•
•
•
•
•
•
•
•
•
•
APPLICATIONS
•
•
Surround Sound AV Processors and Hi-Fi systems
Automotive Audio
DACREFN2
DACREFP1
VMIDDAC
BLOCK DIAGRAM
VMIDADC
REFADC
AINVGR
ZFLAGR
ZFLAGL
AINVGL
AGND
AVDD
MCLK
DOUT
ADCLRC
BCLK
DACLRC
DIN
AGND2
AIN1L
AIN1R
AIN2L
AIN2R
AIN3L
AIN3R
AIN4L
AIN4R
AIN5L
AIN5R
AIN6L
AIN6R
AIN7L
AIN7R
AIN8L
AIN8R
INPUT SOURCE SELECTOR
AUDIO INTERFACE
STEREO
ADC
AND
DIGITAL FILTERS
STEREO
DAC
LOW
PASS
FILTERS
AVDD2
VOUTL
VOUTR
AINOPL
AINOPR
RECL
RECR
MUTE
CONTROL INTERFACE
WM8774
GR1
GR2
AUXL
AUXR
CL
RESETB
DGND
WOLFSON MICROELECTRONICS LTD
w :: www.wolfsonmicro.com
DVDD
CE
DI
Product Preview, June 2002, Rev 1.0
Copyright
2002
Wolfson Microelectronics Ltd.
WM8774
PIN CONFIGURATION
Product Preview
ORDERING INFORMATION
DEVICE
WM8774IFT/V
TEMP. RANGE
-40 to +85
o
C
PACKAGE
64-pin TQFP
ADCLRC
DACLRC
RESETB
ZFLAGR
ZFLAGL
MCLK
BCLK
AIN1L
AIN1R
AIN2L
AIN2R
AIN3L
AIN3R
AIN4L
AIN4R
AIN5L
AIN5R
AIN6L
AIN6R
AIN7L
AIN7R
AIN8L
AIN8R
1
2
3
4
5
6
7
8
9
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
DVDD
DOUT
DIN
NC
NC
NC
CE
CL
DI
DGND
AGND2
NC
NC
DACREFP2
NC
GR2
NC
VMIDDAC
NC
GR1
NC
DACREFP1
VOUTR
VOUTL
AVDD2
10
11
12
13
14
15
33
16
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
AGND1
AVDD1
AUXR
AINVGR
AINOPR
RECL
REFADC
AINOPL
AINVGL
VMIDADC
AUXL
NC
NC
NC
RECR
NC
PP Rev 1.0 June 2002
2
Product Preview
WM8774
NAME
AIN1L
AIN1R
AIN2L
AIN2R
AIN3L
AIN3R
AIN4L
AIN4R
AIN5L
AIN5R
AIN6L
AIN6R
AIN7L
AIN7R
AIN8L
AIN8R
AINOPL
AINVGL
AINVGR
AINOPR
RECL
RECR
REFADC
VMIDADC
AGND1
AVDD1
AUXL
AUXR
TYPE
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Input
Analogue Output
Analogue Input
Analogue Input
Analogue Output
Analogue Output
Analogue Output
Analogue Output
Analogue Output
Supply
Supply
Analogue input
Analogue input
NC
NC
NC
NC
AVDD2
VOUTL
VOUTR
DACREFP1
GR1
VMIDDAC
GR2
DACREFP2
Supply
Analogue output
Analogue output
Supply
NC
Supply
NC
Analogue output
NC
Supply
NC
Supply
NC
NC
AGND2
DGND
DVDD
Supply
Supply
Supply
DESCRIPTION
Channel 1 left input multiplexor virtual ground
Channel 1 right input multiplexor virtual ground
Channel 2 left input multiplexor virtual ground
Channel 2 right input multiplexor virtual ground
Channel 3 left input multiplexor virtual ground
Channel 3 right input multiplexor virtual ground
Channel 4 left input multiplexor virtual ground
Channel 4 right input multiplexor virtual ground
Channel 5 left input multiplexor virtual ground
Channel 5 right input multiplexor virtual ground
Channel 6 left input multiplexor virtual ground
Channel 6 right input multiplexor virtual ground
Channel 7 left input multiplexor virtual ground
Channel 7 right input multiplexor virtual ground
Channel 8 left input multiplexor virtual ground
Channel 8 right input multiplexor virtual ground
Left channel multiplexor output
Left channel multiplexor virtual ground
Right channel multiplexor virtual ground
Right channel multiplexor output
Left channel input mux select output
Right channel input mux select output
ADC reference buffer decoupling pin; 10uF external decoupling
ADC midrail divider decoupling pin; 10uF external decoupling
Analogue negative supply and substrate connection
Analogue positive supply
Multiplexor channel left virtual ground input
3.1 Multiplexor channel right virtual ground input
No connection
No connection
No connection
No connection
Analogue positive supply
DAC channel 1 left output
DAC channel 1 right output
DAC positive reference supply
No connection
DAC ground reference
No connection
DAC midrail decoupling pin ; 10uF external decoupling
No connection
DAC ground reference
No connection
DAC positive reference supply
No connection
No connection
Analogue negative supply and substrate connection
Digital negative supply
Digital positive supply
PIN DESCRIPTION
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
PP Rev 1.0 June 2002
3
WM8774
PIN
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
DACLRC
ADCLRC
BCLK
MCLK
CL
DI
CE
RESETB
NAME
ZFLAGL
ZFLAGR
DOUT
DIN
TYPE
Digital output
Digital output
Digital output
Digital Input
NC
NC
NC
Digital input/output
Digital input/output
Digital input/output
Digital input
Digital input
Digital input
Digital input
Digital input
DAC Zero Flag output
DAC Zero Flag output
ADC data output
DAC channel 1 data input
No connection
No connection
No connection
DAC left/right word clock
ADC left/right word clock
ADC and DAC audio interface bit clock
DESCRIPTION
Product Preview
Master DAC and ADC clock; 256, 384, 512 or 768fs (fs = word clock
frequency)
Serial interface clock (5V tolerant)
Serial interface data (5V tolerant)
Serial interface Latch signal (5V tolerant)
Device reset input (mutes DAC outputs, resets gain stages to 0dB)
(5V tolerant)
Note
: Digital input pins have Schmitt trigger input buffers and are 5V tolerant.
PP Rev 1.0 June 2002
4
Product Preview
WM8774
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at
or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical
Characteristics at the test conditions specified.
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
CONDITION
Digital supply voltage
Analogue supply voltage
Voltage range digital inputs (DI, CL, CE & RESETB)
Voltage range digital inputs (MCLK, DIN[3:0], ADCLRC, DACLRC &
BCLK)
Voltage range analogue inputs
Master Clock Frequency
Operating temperature range, T
A
Storage temperature
Package body temperature (soldering 10 seconds)
Package body temperature (soldering 2 minutes)
Notes:
1.
Analogue and digital grounds must always be within 0.3V of each other.
MIN
-0.3V
-0.3V
DGND -0.3V
DGND -0.3V
AGND -0.3V
MAX
+3.63V
+7V
+7V
DVDD + 0.3V
AVDD +0.3V
37MHz
-40°C
-65°C
+85°C
+150°C
+240°C
+183°C
PP Rev 1.0 June 2002
5
京公网安备 11010802033920号
EEWORLD
