EEWORLDEEWORLDEEWORLD

Part Number

Search

530BC142M800DG

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)
CategoryPassive components   
File Size1MB,12 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

530BC142M800DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530BC142M800DG - - View Buy Now

530BC142M800DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530BC142M800DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency142.8 MHz
Frequency Stability20 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingTray
Current Rating90 mA
TypeCrystal Oscillator
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z T O
1 . 4 GH
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
OE
2
5
CLK–
GND
3
4
CLK+
Si530 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
2
5
NC
GND
3
4
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
1
6
V
DD
NC
2
5
CLK–
GND
3
4
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.4 5/13
Copyright © 2013 by Silicon Laboratories
Si530/531
Two DMAs share one PCI interrupt
In SOPC, there is one PCI and two DMAs. There is only one interrupt number on the PCI, but I want to hang the interrupts of both DMAs on the PCI. Is there any way to achieve this?...
le_bing Embedded System
Which senior can give me some advice?
I want to learn hardware but I am confused and have many questions. Can anyone add me on QQ172350594...
hjkl645 MCU
How to create static link library using GCCAVR
First compile the c file into a target file avr-gcc -c -mmcu=atmega16 filename.c Then make a static link library avr-ar -r libname.a filename.o Then link avr-gcc -mmcu=atmega16 otherfile.c libname.a -...
SUNKE9 Microchip MCU
Problems with placing pins for self-made components in proteldxp2004
How to change the direction of the pin when placing a self-made component in proteldxp2004? Is there any shortcut key? Thank you! Is it possible to set...
cjx19840106 PCB Design
A brief analysis of the use of ^,!,cxsf symbols and movs instructions in arm assembly
[font=新宋体][color=#0000cc].[/color][color=#0000ff]macro[/color] restore_user_regs ldr r1[color=#0000cc],[/color][color=#0000cc][[/color]sp[color=#0000cc],[/color] #S_PSR[color=#0000cc]][/color] ldr lr[...
程序天使 ARM Technology
[FPGA Learning Series—Differences between FPGA and CPLD]
I am a complete novice when it comes to FPGA. I have had a brief contact with CPLD. I used CPLD to make an IO expansion before. Now I think I have not even entered the door. I am ready to play with FP...
ltbytyn FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1451  2205  1071  549  1627  30  45  22  12  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号