530AA1403M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530AA1403M00DGR

530AA1403M00DGR: DescriptionLVPECL Output Clock Oscillator, 1403MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA1403M00DGR Overview

LVPECL Output Clock Oscillator, 1403MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1403M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1403 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Current regulator circuit

Voice Controlled AC Voltage Stabilizer Circuit

Multi-point motor control circuit diagram

Differential input voltage-current conversion circuit 2

Sequence timer circuit diagram

Simple automatic charger for NiCd batteries

Who will be the low-power MCU king in 2012? [Repost]: Low power consumption, what is it all about? 　　Low power consumption has always been a battleground for major chip manufacturers. Since March this year, many products based on M0 and M3 cores have sud...; sunyzz MCU

Strange problem of reading and writing IIC devices under WINCE: I wrote an IIC stream interface driver to read and write EEPROM 24C02 (U1) and another IIC interface device (U2). The A0A1A2 addresses of these two devices are different, and they use round-robin meth...; sunylqh Embedded System

Fetal monitor: ...; 超爱洁 DSP and ARM Processors

Using msp430g2553+AD voltage acquisition+12864 power display: [font=黑体][size=3][p=30, 2, left][font=黑体][size=3]I made a power meter using msp430g2553+AD10 voltage acquisition+12864 power display[/size][/font][/p][/size][/font]:victory:...; vv_000 Microcontroller MCU

Virtex5 Fx70t debugging Ethernet port fails: The development board is ML507, the chip is Fx70t, and the Ethernet port of the board is directly connected to the Ethernet port of the desktop computer with an Ethernet cable. The connection indicato...; eeleader FPGA/CPLD

Please recommend some wireless front-end chips: I plan to use nRF24LE1 to make a product. I need to improve the transmit power and receive sensitivity, so I need a wireless front-end chip. I have found a cc2591 from TI. Could you please recommend a...; 三面红旗 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components