EEWORLDEEWORLDEEWORLD

Part Number

Search

54102-T06-05

Description
Headers & Wire Housings B/S.100" HDR TH DR TIN
CategoryThe connector   
File Size207KB,2 Pages
ManufacturerFCI / Amphenol
Download Datasheet Parametric View All

54102-T06-05 Online Shopping

Suppliers Part Number Price MOQ In stock  
54102-T06-05 - - View Buy Now

54102-T06-05 Overview

Headers & Wire Housings B/S.100" HDR TH DR TIN

54102-T06-05 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerFCI / Amphenol
Product CategoryHeaders & Wire Housings
RoHSN
ProductHeaders
TypePin Strip
Number of Positions10 Position
Pitch2.54 mm
Number of Rows2 Row
Mounting Style-
Termination StyleThrough Hole
Contact GenderPin (Male)
Contact PlatingGold
Mating Post Length5.84 mm
Termination Post Length2.79 mm
PackagingBulk
Current Rating3 A
Housing MaterialThermoplastic
Voltage Rating1.5 kV
Contact MaterialPhosphor Bronze
Insulation Resistance5000 MOhms
Factory Pack Quantity100
PDM: Rev:T
STATUS:
Released
Printed: Dec 01, 2010
.
Implementation of ARMSD card file system
Implementation of ARMSD card file system...
songbo ARM Technology
[DE0-Nano FPGA] Unboxing
[font=Tahoma, Helvetica, SimSun, sans-serif]I bought a DE0-Nano development board, and the unboxing is as follows[/font] [font=Tahoma, Helvetica, SimSun, sans-serif]Front[/font][font=Tahoma, Helvetica...
suoma FPGA/CPLD
How can I make the system think that "my device" is a "virtual CD"?
My device is a USB flash drive, and I want the system to think it is a CD. I want to install a program, so I want the system to think it is a CD. Which parts of the driver determine whether the device...
jeffleee Embedded System
How should the 100M Ethernet mode of LM3S 8962 be configured?
The IEEE 802.3 standard specifies a set of registers that are used to control and centralize the state of the PHY. These registers are collectively referred to as the MII Management Registers and are ...
wpz1988 Microcontroller MCU
Clock Constraint Problems of DC Integrated Frequency Division Circuit
The main clock is CLKA, which is 64M. Now we need to divide it by 4 and 8 to generate CLKB and CLKC as the clocks of other modules. How should we constrain CLKB and CLKC? create_generated_clock -name ...
eeleader FPGA/CPLD
Please send me your manuscripts, the more the better (Publishing)
If you have any manuscripts, please send them to me. The more the better. (Publishing) Our company is a well-known IT book planning and publishing company in the industry. We have many years of book p...
634749 Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 115  1626  1375  1903  918  3  33  28  39  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号