EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CD74ACT273SM96G4

Description
Octal D-Type Flip-Flops with Reset 20-SSOP -55 to 125
Categorylogic    logic   
File Size444KB,17 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

CD74ACT273SM96G4 Online Shopping

Suppliers Part Number Price MOQ In stock  
CD74ACT273SM96G4 - - View Buy Now

CD74ACT273SM96G4 Overview

Octal D-Type Flip-Flops with Reset 20-SSOP -55 to 125

CD74ACT273SM96G4 Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSSOP
package instructionSSOP-20
Contacts20
Reach Compliance Codecompli
seriesACT
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length7.2 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Maximum Frequency@Nom-Su85000000 Hz
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP20,.3
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply5 V
propagation delay (tpd)13.5 ns
Certification statusNot Qualified
Maximum seat height2 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width5.3 mm
minfmax85 MHz

CD74ACT273SM96G4 Related Products

CD74ACT273SM96G4 CD74ACT273PWRG4 CD74ACT273PWG4 CD74ACT273MG4 CD74AC273MG4
Description Octal D-Type Flip-Flops with Reset 20-SSOP -55 to 125 Octal D-Type Flip-Flops with Reset 20-TSSOP -55 to 125 Flip Flops Octal D-Type Flip- Flops Octal D-Type Flip-Flops with Reset 20-SOIC -55 to 125 Flip Flops Octal D-Type Flip- Flops
Is it Rohs certified? conform to conform to conform to conform to conform to
Parts packaging code SSOP TSSOP TSSOP SOIC SOIC
package instruction SSOP-20 TSSOP-20 GREEN, PLASTIC, TSSOP-20 SOP, SOP20,.4 SOP, SOP20,.4
Contacts 20 20 20 20 20
Reach Compliance Code compli compli unknow compli unknow
series ACT ACT ACT ACT AC
JESD-30 code R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
JESD-609 code e4 e4 e4 e4 e4
length 7.2 mm 6.5 mm 6.5 mm 12.8 mm 12.8 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Maximum Frequency@Nom-Su 85000000 Hz 85000000 Hz 85000000 Hz 85000000 Hz 71000000 Hz
MaximumI(ol) 0.024 A 0.024 A 0.024 A 0.024 A 0.012 A
Humidity sensitivity level 1 1 1 1 1
Number of digits 8 8 8 8 8
Number of functions 1 1 1 1 1
Number of terminals 20 20 20 20 20
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C
Output polarity TRUE TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SSOP TSSOP TSSOP SOP SOP
Encapsulate equivalent code SSOP20,.3 TSSOP20,.25 TSSOP20,.25 SOP20,.4 SOP20,.4
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE
method of packing TAPE AND REEL TR TUBE TUBE TUBE
Peak Reflow Temperature (Celsius) 260 260 260 260 260
power supply 5 V 5 V 5 V 5 V 3.3/5 V
propagation delay (tpd) 13.5 ns 13.5 ns 13.5 ns 13.5 ns 169 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2 mm 1.2 mm 1.2 mm 2.65 mm 2.65 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 1.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 3.3 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm 0.65 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 5.3 mm 4.4 mm 4.4 mm 7.5 mm 7.5 mm
minfmax 85 MHz 85 MHz 85 MHz 85 MHz 100 MHz
Brand Name Texas Instruments Texas Instruments - Texas Instruments -
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments -
Is it lead-free? - Lead free Lead free - Lead free
ESD Threats to Portable Devices
The contact and separation of two non-conductive materials causes the transfer of electrons, thereby generating additional charges on each object. ESD occurs when the accumulated static charge is disc...
ESD技术咨询 Industrial Control Electronics
What does void rampgen_calc(RAMPGEN *v) mean in SVPWM?
void rampgen_calc(RAMPGEN *v) {// Compute the angle ratev->Angle += _IQmpy(v->StepAngleMax,v->Freq);// Saturate the angle rate within (-1,1)if (v->Angle>_IQ(1.0))v->Angle -= _IQ(1.0);else if (v->Angle...
jsw410923 DSP and ARM Processors
LM4F231H5QR QEI function ph1A port can not read pulse? The condition is that phA1 is connected to the frequency of 10-100KHZ.
unsigned int i;signed int j1=0,j0=0; // // The FPU should be enabled because some compilers will use floating- // point registers, even for non-floating-point code. If the FPU is not // enabled this w...
sxjmcu Microcontroller MCU
[Figure + Code] The configuration input pin has a high potential from time to time. Is it a configuration problem?
[color=#666666][backcolor=rgb(239, 245, 249)][font="]//The burst signal will occur on GPIO, PIN6[/font][/backcolor][/color] [color=#666666][backcolor=rgb(239, 245, 249)][font="]static void MX_GPIO_Ini...
yanandren MCU
How to synchronize the LED lights in STM32F407 using TIM8_CC1 rising edge to trigger ADC sampling
[size=14px]Newbie asks for advice: [/size][size=14px]Using TIM8_CC1 rising edge to trigger ADC regular channel sampling, how can I make the LED light synchronously light up, and when the ADC sampling ...
ATZWD stm32/stm8
【FPGA Code Learning】Learning to fetch instructions
I have been studying "Write Your Own CPU" in recent days. . . In the book, the author designed an OpenMIPS teaching version of the processor. Although it is a teaching version, it feels quite complica...
574433742 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2887  33  1941  1848  1987  59  1  40  38  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号