CD4053BF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> CD4053BF

CD4053BF: DescriptionTRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP16; CategoryAnalog mixed-signal IC The signal circuit; File Size146KB，15 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric View All

CD4053BF Overview

TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP16

CD4053BF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknown
Analog Integrated Circuits - Other Types	SINGLE-ENDED MULTIPLEXER
JESD-30 code	R-GDIP-T16
JESD-609 code	e0
Nominal Negative Supply Voltage (Vsup)	-5 V
Number of channels	2
Number of functions	3
Number of terminals	16
On-state resistance matching specifications	15 Ω
Maximum on-state resistance (Ron)	1050 Ω
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5/15 V
Certification status	Not Qualified
Maximum signal current	0.01 A
Maximum supply current (Isup)	0.6 mA
Nominal supply voltage (Vsup)	5 V
surface mount	NO
Maximum disconnect time	450 ns
Maximum connection time	450 ns
switch	BREAK-BEFORE-MAKE
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Preview

Download Datasheet

View All

CD4051B, CD4052B, CD4053B

Semiconductor

August 1998

File Number 902.2

CMOS Analog Multiplexers/Demultiplexers

with Logic Level Conversion

The CD4051B, CD4052B, and CD4053B analog multiplexers

are digitally-controlled analog switches having low ON

impedance and very low OFF leakage current. Control of

analog signals up to 20V

P-P

can be achieved by digital

signal amplitudes of 4.5V to 20V (if V

-V

= 3V, a

-V

of up to 13V can be controlled; for V

-V

level differences above 13V, a V

-V

of at least 4.5V is

required). For example, if V

= +4.5V, V

= 0V, and

= -13.5V, analog signals from -13.5V to +4.5V can be

controlled by digital inputs of 0V to 5V. These multiplexer

circuits dissipate extremely low quiescent power over the

full V

-V

and V

-V

supply-voltage ranges,

independent of the logic state of the control signals. When

a logic “1” is present at the inhibit input terminal, all

channels are off.

The CD4051B is a single 8-Channel multiplexer having three

binary control inputs, A, B, and C, and an inhibit input. The

three binary signals select 1 of 8 channels to be turned on,

and connect one of the 8 inputs to the output.

The CD4052B is a differential 4-Channel multiplexer having

two binary control inputs, A and B, and an inhibit input. The

two binary input signals select 1 of 4 pairs of channels to be

turned on and connect the analog inputs to the outputs.

The CD4053B is a triple 2-Channel multiplexer having three

separate digital control inputs, A, B, and C, and an inhibit

input. Each control input selects one of a pair of channels

which are connected in a single-pole, double-throw

conﬁguration.

When these devices are used as demultiplexers, the

“CHANNEL IN/OUT” terminals are the outputs and the

“COMMON OUT/IN” terminals are the inputs.

Features

• Wide Range of Digital and Analog Signal Levels

- Digital . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3V to 20V

- Analog. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

≤20V

P-P

• Low ON Resistance, 125Ω (Typ) Over 15V

P-P

Signal Input

Range for V

-V

= 18V

• High OFF Resistance, Channel Leakage of

±100pA

(Typ)

at V

-V

= 18V

• Logic-Level Conversion for Digital Addressing Signals of

3V to 20V (V

-V

= 3V to 20V) to Switch Analog

Signals to 20V

P-P

-V

= 20V)

• Matched Switch Characteristics, r

= 5Ω (Typ) for

-V

= 15V

• Very Low Quiescent Power Dissipation Under All Digital-

Control Input and Supply Conditions, 0.2µW (Typ) at

-V

= V

-V

= 10V

• Binary Address Decoding on Chip

• 5V, 10V and 15V Parametric Ratings

• 10% Tested for Quiescent Current at 20V

• Maximum Input Current of 1µA at 18V Over Full Package

Temperature Range, 100nA at 18V and 25

• Break-Before-Make Switching Eliminates Channel

Overlap

Applications

• Analog and Digital Multiplexing and Demultiplexing

• A/D and D/A Conversion

• Signal Gating

Ordering Information

PART NUMBER

CD4051BF, CD4052BF,

CD4053BF

CD4051BE, CD4052BE,

CD4053BE

CD4051BM, CD4052BM,

CD4053BM

TEMP.

RANGE (

-55 to 125

PACKAGE

PKG.

NO.

16 Ld CERDIP F16.3

-55 to 125

16 Ld PDIP

E16.3

-55 to 125

16 Ld SOIC

M16.15

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

Harris Corporation 1998

Recommended Resources

Smart charger circuit using BQ24721 chip

Optical toy box circuit

Discrete component touch switch circuit diagram

Electronic water level alarm

Universal alarm circuit with delay

820e computer motherboard circuit diagram_04

Design of Phase Detection Broadband Frequency Measurement System Based on FPGA: In electronic measurement technology, frequency measurement is one of the most basic measurements. The commonly used frequency measurement method and period measurement method have great limitations i...; 程序天使 FPGA/CPLD

How to implement power-off detection in LM3S series microcontrollers: How to implement power-off detection in LM3S series microcontrollers? Is there any specific documentation? ! !...; zhong1214 Microcontroller MCU

Digital analog compatible ultra-wideband: Digital and analog phase shifters are widely used in many electronic systems and electronic devices. Nanjing Institute of Electronic Devices has recently developed four novel ultra-wideband monolithic...; JasonYoo Embedded System

NAND flash startup problem: When I use ads1.2 to compile the boot_loader (NAND FLASH boot) of arm9 2410, I set its ro_base to 0x33f00000, which means the starting address of the code segment starts from 0x33f00000. If the genera...; pilot Embedded System

[Sipeed LicheeRV 86 Panel Review] 4-Building the Compilation Environment: This article refers to the tutorial of the Allwinner Development Community: https://d1.docs.aw-ol.com/study/study_6helloword/ , and tries to run a hello word program on the board. Although the operati...; DDZZ669 Domestic Chip Exchange

TI DSP--Memory space allocation and designation: In CCS programming, if we do not specify the storage location of variables/codes, the compiler will automatically assign a location to the variables/codes. However, if we need to put variables in a sp...; Jacktang DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components