EEWORLDEEWORLDEEWORLD

Part Number

Search

511BBA25M0000BAGR

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 1
CategoryPassive components   
File Size651KB,31 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

511BBA25M0000BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511BBA25M0000BAGR - - View Buy Now

511BBA25M0000BAGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1

511BBA25M0000BAGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency25 MHz
Frequency Stability50 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case5 mm x 3.2 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length5 mm
Width3.2 mm
Height1.17 mm
PackagingBox
Current Rating19 mA
TypeCrystal Oscillator
Duty Cycle - Max52 %
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Si510/511
Rev. 1.3 12/17
Copyright © 2017 by Silicon Laboratories
Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes NO.4
[i=s]This post was last edited by dontium on 2015-1-23 11:11[/i] [align=left][font=宋体] [size=4]Chapter 4 mainly introduces a simulation software TINA Spice. This software is just over 80M, but it is v...
dai277530706 Analogue and Mixed Signal
How is BQ40Z50 charging management achieved?
The BQ40Z50-R2 is a fully integrated 1-cell, 2-cell, 3-cell and 4-cell Li-ion or Li-polymer battery pack manager and protection, supporting Turbo Mode 2.0 for 1 to 4-cell Li-ion battery pack managers....
qwqwqw2088 Analogue and Mixed Signal
The show starts at 10am today: Interpretation of TI's latest low-cost C2000 features, quickly getting started with precision power supply and motor control!
In the evolving automotive and industrial power conversion markets, designers are looking for innovations that can help them address two key design challenges: How can real-time control resources be e...
nmg Microcontroller MCU
Large-scale use of adder code optimization
I have just started working on FPGA. Recently, I need to write a Verilog code for a matched filter for PN code capture. As a result, I need to complete more than 500 additions and shifts within one cl...
MoQQ_Ares FPGA/CPLD
Buck high-side driver (PMOS)
[i=s]This post was last edited by Buyixin on 2019-9-7 11:38[/i]Support the Master's Observation Room, I'm just posting this, does this picture meet the requirements of this section? Tianxj01, a netize...
不亦心 Circuit Observation Room
[Synopsys IP Resources] Selecting Memory IP and Architecture for AI SoCs
The pace of advances in deep machine learning (ML) and artificial intelligence (AI) is transforming every aspect of computing, from hardware architecture to software to chip manufacturing and system p...
arui1999 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 691  477  516  791  159  14  10  11  16  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号