EEWORLDEEWORLDEEWORLD

Part Number

Search

532CC000337DGR

Description
Standard Clock Oscillators Dual Frequency XO, OE Pin 2
CategoryPassive components   
File Size338KB,12 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

532CC000337DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
532CC000337DGR - - View Buy Now

532CC000337DGR Overview

Standard Clock Oscillators Dual Frequency XO, OE Pin 2

532CC000337DGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
PackagingBox
Si532
R
EVISION
D
D
U A L
F
REQUENCY
C
R Y S TA L
O
SCILLATOR
(XO )
(10 M H
Z TO
1.4 G H
Z
)
Features
Available with any-frequency output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Two selectable output frequencies
rd
®
3 generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
Description
The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si532 is
available with any-frequency output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si532 uses one fixed crystal
frequency to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The Si532 IC
based XO is factory configurable for a wide variety of user specifications
including frequency, supply voltage, output format, and temperature stability.
Specific configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
FS
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
(LVDS/LVPECL/CML)
FS
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
OE
2
5
NC
GND
3
4
CLK
(CMOS)
Fixed
Frequency
XO
Any-frequency
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS
OE
GND
Rev. 1.31 4/16
Copyright © 2016 by Silicon Laboratories
Si532
I'm looking for some MCU experts near Jianye District, Nanjing to help me communicate.
I'm looking for a MCU expert near Nanjing Jianye District to help me communicate. I'm a beginner and I want to find an expert to help me. My QQ is 356047023. Thank you...
th19920529 MCU
Application of Network Technology in Automobile
Abstract : As society has entered the information network era, people are no longer satisfied with cars as a means of transportation, but rather hope that cars are an extension of their lives and work...
frozenviolet Automotive Electronics
Share detailed customer profile information.
I recommend you a website about sales www.51customers.comAll customer information has been reviewed.You can register for free, log in first , and make a phone call to see if the customer information i...
dd123lw Embedded System
How to use the floating point library.
I have been using the floating point library for verification for a few days, and it feels good.Now I will talk about the problems I encountered and the things to pay attention to when using it.1. If ...
zhangwf Microcontroller MCU
【Low Power】Arria Ⅱ GX FPGA: Low Power Transceiver FPGA
Altera announced that it has further enhanced the ArriaⅡGX FPGA with 6.375 Gbps transceivers, 1.25 Gbps LVDS support, and added the ArriaⅡGZ FPGA device to expand the product series. The 40nm ArriaⅡ s...
cillyfly FPGA/CPLD
AD8221 power frequency interference problem
I built a simple test circuit with AD8221, short-circuited the two input terminals, provided ±5V power supply, amplified about 13 times, and grounded REF. I think short-circuited input is equivalent t...
小an ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 194  2727  1868  82  1559  4  55  38  2  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号