EEWORLDEEWORLDEEWORLD

Part Number

Search

511QCA210M000BAGR

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 1
CategoryPassive components   
File Size651KB,31 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

511QCA210M000BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511QCA210M000BAGR - - View Buy Now

511QCA210M000BAGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1

511QCA210M000BAGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency210 MHz
Frequency Stability30 PPM
Load Capacitance15 pF
Operating Supply Voltage2.5 V
Supply Voltage - Min2.25 V
Supply Voltage - Max2.75 V
Output FormatCMOS
Termination StyleSMD/SMT
Package / Case5 mm x 3.2 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length5 mm
Width3.2 mm
Height1.17 mm
PackagingBox
Current Rating21 mA
TypeCrystal Oscillator
Duty Cycle - Max52 %
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Si510/511
Rev. 1.3 12/17
Copyright © 2017 by Silicon Laboratories
Target Design Platform Brochure.pdf
Target Design Platform Brochure.pdf...
小志 FPGA/CPLD
I have a date with BeagleBone!
[font=楷体,楷体_GB2312][size=4][b]Let's experience the TI BeagleBone peripheral circuit design journey together! [/b][/size] [/font][b][color=blue]Application submission time[/color][/b]: September 3rd - ...
EEWORLD社区 DSP and ARM Processors
Design Program of Digital Voltage Meter Based on FPGA
Urgent help: Measure 0~100v DC voltage, resolution is 0.02V, LCD display, use VHDL programming, very urgent and hard work, thank you...
zhuo FPGA/CPLD
Unboxing and testing the SparkRoad FPGA development board gives me a bad feeling
[i=s]This post was last edited by littleshrimp on 2022-4-1 19:40[/i]I received the development board today. The delivery was quite fast. It came with a packaging box, a development board, and 2 data c...
littleshrimp FPGA/CPLD
Fantasy 2010: The creator of Linux was hired by Microsoft
Leave your predictions, because many of them may come true, and the same is true for the open source industry. Let's listen to the predictions of foreign open source writers. [b]1. Tragedy! The father...
bootloader Linux and Android
Does anyone have the communication protocol of LPC2214, or the communication protocol of ISP? Can you provide me with a copy? ? ? ? Urgent. . . . . .
Does anyone have the communication protocol of LPC2214, or the communication protocol of ISP? Can you provide me with a copy? ? ? ? Urgent... I am working on ARM now, but I don't know the communicatio...
北风good Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1912  1676  1126  2860  1422  39  34  23  58  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号