EEWORLDEEWORLDEEWORLD

Part Number

Search

B43231A9686M

Description
Aluminum Electrolytic Capacitors - Snap In 68uF 400V 22X20 SNAP-IN
CategoryPassive components   
File Size718KB,24 Pages
ManufacturerEPCOS (TDK)
Download Datasheet Parametric View All

B43231A9686M Overview

Aluminum Electrolytic Capacitors - Snap In 68uF 400V 22X20 SNAP-IN

B43231A9686M Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerEPCOS (TDK)
Product CategoryAluminum Electrolytic Capacitors - Snap In
ProductGeneral Purpose Electrolytic Capacitors
Termination StyleSnap In
Capacitance68 uF
Voltage Rating DC400 VDC
Tolerance20 %
Minimum Operating Temperature- 25 C
Maximum Operating Temperature+ 85 C
Number of Pins2 Pin
Diameter22 mm
Length20 mm
Lead Spacing10 mm
Life2000 Hour
Ripple Current560 mA
PackagingBulk
TypeGeneral Purpose Capacitors
Dissipation Factor DF0.15
Factory Pack Quantity160
Test Frequency120 Hz
Aluminum electrolytic capacitors
Alu-X product lines
Snap-in capacitors
Series/Type:
Date:
Data Sheet
B41231, B43231
April 2008
©
EPCOS AG 2008. Reproduction, publication and dissemination of this publication and the infor-
mation contained therein without EPCOS’ prior express consent is prohibited.
JLink V8 User Manual
JLink V8 User Manual...
sssls2008 ARM Technology
0 points post...
...
passion07 Embedded System
In mobile, when importing a lib, why does it prompt that the lib cannot be opened?
tinyxmld.lib is an xml parsing class. I added this lib to the link, but it said it couldn't be opened when compiling....
lq999jacky Embedded System
JLINK V8
Seeing that everyone is so motivated, I came here to make up for the lack of DSP. I haven't kept up with everyone's progress, so I'll make some contributions~! I have a complete set of JLINK V8 data, ...
superwangyang NXP MCU
SPI communication program
My own SPI protocol communication program for the project (CPLD communicates with TI2802)...
eeleader FPGA/CPLD
Xilinx FPGA Design Optimization
Asynchronous resets also have an impact on general logic structures. Since all Xilinx FPGA general purpose registers have the ability to program reset/set as either asynchronous or synchronous, design...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1447  2567  435  626  1356  30  52  9  13  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号