EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT72275L10PF

Description
32K X 18 OTHER FIFO, 6.5 ns, PQFP64
Categorystorage   
File Size227KB,25 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT72275L10PF Overview

32K X 18 OTHER FIFO, 6.5 ns, PQFP64

IDT72275L10PF Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals64
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
maximum access time6.5 ns
Processing package descriptionPlastic, TQFP-64
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, low PROFILE
surface mountYes
Terminal formGULL WING
Terminal spacing0.8000 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL
memory width18
organize32K × 18
storage density589824 deg
operating modeSynchronize
Number of digits32768 words
Number of digits32K
cycle10 ns
Output enableYes
Memory IC typeOther first in first out
CMOS SUPERSYNC FIFO™
32,768 x 18
65,536 x 18
Integrated Device Technology, Inc.
PRELIMINARY
IDT72275
IDT72285
FEATURES:
• Choose among the following memory organizations:
IDT72275
32,768 x 18
IDT72285
65,536 x 18
• Pin-compatible with the IDT72255LA/72265LA SuperSync
FIFOs
• 10ns read/write cycle time (6.5ns access time)
• Fixed, low first word data latency time
• Auto power down minimizes standby power consumption
• Master Reset clears entire FIFO
• Partial Reset clears data, but retains programmable
settings
• Retransmit operation with fixed, low first word data
latency time
• Empty, Full and Half-Full flags signal FIFO status
• Programmable Almost-Empty and Almost-Full flags, each
flag can default to one of two preselected offsets
• Program partial flags by either serial or parallel means
• Select IDT Standard timing (using
EF
and
FF
flags) or First
Word Fall Through timing (using
OR
and
IR
flags)
• Output enable puts data outputs into high impedance state
• Easily expandable in depth and width
• Independent Read and Write Clocks (permit reading and
writing simultaneously)
• Available in the 64-pin Thin Quad Flat Pack (TQFP) and the
64-pin Slim Thin Quad Flat Pack (STQFP)
• High-performance submicron CMOS technology
DESCRIPTION:
The IDT72275/72285 are exceptionally deep, high speed,
CMOS First-In-First-Out (FIFO) memories with clocked read
and write controls. These FIFOs offer numerous improve-
ments over previous SuperSync FIFOs, including the following:
• The limitation of the frequency of one clock input with
respect to the other has been removed. The Frequency
Select pin (FS) has been removed, thus it is no longer
necessary to select which of the two clock inputs, RCLK or
WCLK, is running at the higher frequency.
• The period required by the retransmit operation is now fixed
and short.
• The first word data latency period, from the time the first
word is written to an empty FIFO to the time it can be read,
is now fixed and short. (The variable clock cycle counting
FUNCTIONAL BLOCK DIAGRAM
WCLK
D
0
-D
17
INPUT REGISTER
OFFSET REGISTER
WRITE CONTROL
LOGIC
RAM ARRAY
32,768 x 18
65,536 x 18
FLAG
LOGIC
FWFT/SI
READ POINTER
WRITE POINTER
READ
CONTROL
LOGIC
OUTPUT REGISTER
RESET
LOGIC
RCLK
Q
0
-Q
17
SuperSyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.
4674 drw 01
COMMERCIAL TEMPERATURE RANGE
©1998 Integrated Device Technology, Inc
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
SEPTEMBER 1998
DSC-4674/-
1
RC full-wave rectifier filter calculation
Recently, I came across a circuit that uses RC to filter full-wave rectification. The circuit looks simple, and it is easy to get the corresponding value using Pspice simulation, but it is not so simp...
wugang123 Analog electronics
Fifth Generation RF Broadband Transistor
Philips Semiconductors has introduced a new family of cost-effective, low-voltage silicon bipolar RF transistors for the latest 1.8gGHz cordless and cellular phones. .........
JasonYoo RF/Wirelessly
Has anyone used saa7113h?
I would like to ask whether the saa7113h device should be considered as a master device or a slave device. Is there any general way to distinguish between master devices and slave devices?...
yuanyan Embedded System
Key points for PLC control system design (definitely very useful) 
Design and application of automatic control programmable controller system    In modern industrial production equipment, there are a large number of digital and analog control devices, such as the sta...
aq2 Industrial Control Electronics
How does ADO9 integrate multiple existing schematic libraries?
As the title says: How does ADO9 integrate existing similar schematic libraries?...
675452482 PCB Design
M4 Development Tools
Is it better to develop M4 with IAR, Keil or CCS? Which one should I use for emulator?...
shzps Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 968  424  2864  213  2356  20  9  58  5  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号