530MB622M080DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530MB622M080DG

530MB622M080DG: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530MB622M080DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530MB622M080DG	-	-	View	Buy Now

530MB622M080DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530MB622M080DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	622.08 MHz
Frequency Stability	31.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Current Rating	111 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Centralized remote control circuit for motor shaft cluster

Short circuit protection circuit for 380V power supply control circuit_3

Hotel room burglar alarm

Gain Programmable AC Coupled Differential Amplifier Circuit

Five frequency standard frequency standard generator

845E computer motherboard circuit diagram_41

Visible about the reply: I have been to many forums, and each one has its own ideas on the issue of "visible replies". I will talk about mine. Some forums do not have this restriction on visible replies, such as the postgradu...; zpsddy Suggestions & Announcements

No points, no downloading: How can I earn points? I can’t even download them. Are these materials just for people to see? What’s the point of everyone uploading them?...; yuazhang Suggestions & Announcements

【Goodbye 2021, Hello 2022】+ If your heart is facing the sun, there is no need to be sad, smile warmly, the years are still young, goodbye 2021, come on 2022: In 2021, I experienced job changes, industry changes, and returned to a familiar city to start over. I also experienced two serious illnesses of my lover, which changed my mentality and made me a litt...; chrisrh Talking

What technologies or functions seem profound but are actually very simple and crude in principle?: [color=#ff0000][b][font=微软雅黑][size=3]Happy New Year to everyone! I wish you all a happy Year of the Rooster[/size][/font]{:1_138:}[/b][/color] I want to share with you an interesting story. A friend o...; eric_wang Talking

A historical alarm function implementation based on Topmicro Lua script: [i=s] This post was last edited by Cijian Dare Not Be Ahead on 2022-4-20 10:17 [/i]A historical alarm function implementation based on [Top Micro] Lua script 1. Application Background This application...; 慈俭不敢为人先 Industrial Control Electronics

Some experience in FPGA design: After years of FPGA design, I feel that the key to FPGA design is to master the general language description model and understand the hardware description language. Then, you need to have a deep under...; eeleader FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components