EEWORLDEEWORLDEEWORLD

Part Number

Search

ADM1065

Description
Super Sequencer-TM and Monitor
File Size468KB,28 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Download user manual Compare View All

ADM1065 Overview

Super Sequencer-TM and Monitor

Super Sequencer™ and Monitor
ADM1065
FEATURES
Complete supervisory and sequencing solution for up to
10 supplies
10 supply fault detectors enable supervision of supplies to
better than 1% accuracy
5 selectable input attenuators allow supervision:
Supplies up to 14.4 V on VH
Supplies up to 6 V on VP1–4
5 dual-function inputs, VX1–5:
High impedance input to supply fault detector with
thresholds between 0.573 V and 1.375 V
General-purpose logic input
10 programmable output drivers (PDO1–10):
Open collector with external pull-up
Push/pull output, driven to VDDCAP or VPn
Open collector with weak pull-up to VDDCAP or VPn
Internally charge-pumped high drive for use with external
N-FET (PDO1–6 only)
Sequencing engine (SE) implements state machine control of
PDO outputs:
State changes conditional on input events
Enables complex control of boards
Power-up and power-down sequence control
Fault event handling
Interrupt generation on warnings
Watchdog function can be integrated in SE
Program software control of sequencing through SMBus
Device powered by the highest of VP1–4, VH for improved
redundancy
User EEPROM: 256 bytes
Industry-standard 2-wire bus interface (SMBus)
Guaranteed PDO low with VH, VPn = 1.2 V
40-lead 6 mm × 6 mm LFCSP and
48-lead 7 mm × 7 mm TQFP packages
FUNCTIONAL BLOCK DIAGRAM
REFIN
REFOUT REFGND
SDA SCL A1
A0
VREF
SMBus
INTERFACE
ADM1065
EEPROM
VX1
VX2
VX3
VX4
VX5
DUAL-
FUNCTION
INPUTS
(LOGIC INPUTS
OR
SFDs)
SEQUENCING
ENGINE
CONFIGURABLE
OUTPUT
DRIVERS
(HV CAPABLE
OF DRIVING
GATES OF
N-CHANNEL FET)
PDO1
PDO2
PDO3
PDO4
PDO5
PDO6
VP1
VP2
VP3
VP4
VH
AGND
VDDCAP
VDD
ARBITRATOR
PROGRAMMABLE
RESET
GENERATORS
(SFDs)
CONFIGURABLE
OUTPUT
DRIVERS
(LV CAPABLE
OF DRIVING
LOGIC SIGNALS)
PDO7
PDO8
PDO9
PDO10
PDOGND
GND
Figure 1.
APPLICATIONS
Central office systems
Servers/routers
Multivoltage system line cards
DSP/FPGA supply sequencing
In-circuit testing of margined supplies
GENERAL DESCRIPTION
The ADM1065 is a configurable supervisory/sequencing device
that offers a single-chip solution for supply monitoring and
sequencing in multiple supply systems.
(continued on Page 3)
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
© 2004 Analog Devices, Inc. All rights reserved.
04634-001

ADM1065 Related Products

ADM1065 ADM1065ACP ADM1065ACP-REEL7 ADM1065ACP-REEL EVAL-ADM1065LFEB EVAL-ADM1065TQEB
Description Super Sequencer-TM and Monitor Super Sequencer-TM and Monitor Super Sequencer-TM and Monitor Super Sequencer-TM and Monitor Super Sequencer-TM and Monitor Super Sequencer-TM and Monitor
Received the j-link and posted it on Instagram. Thanks to Xiaochuan for the support.
[i=s]This post was last edited by paulhyde on 2014-9-15 03:29[/i] [font=新宋体][size=4]Preliminary test shows that it is very easy to use, with fast download speed. The key is that it is MINI, which make...
绝影_ Electronics Design Contest
How to constrain this clock in ISE
I have a generator clock in my design. How can I constrain this clock in ISE?...
blink FPGA/CPLD
Primary Questions
I am using the s3c2410 experiment box. The experiment guide says to connect the experiment box to the power supply and then disconnect the jp8. The LCD screen will show a picture. I press this to do i...
tom_peng Embedded System
The Growth Path of a Logic Engineer - Introduction
[align=left]Recently, the logic group has a lot of tasks and insufficient manpower, so we have recruited some new employees. Recently, I have also interviewed many people from various industries and c...
yifeilw FPGA/CPLD
Requesting a very detailed design process for the design of a wet LED cross-current source
Dear experts, can anyone share the design documents of cross-flow source so that I can learn from it? Thank you! !...
king-ren Power technology
Help: STC12LE5404AD cannot be reset externally, what is the reason? Thank you!
Question: Every time I press the reset button on the STC12LE5404AD, I get the same status (e.g. the digital tube always displays 8 every time I press the reset button). Does this mean that my reset is...
lnb19850110 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2523  1750  1493  2502  1184  51  36  31  24  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号