EEWORLDEEWORLDEEWORLD

Part Number

Search

GS81302Q07E-300

Description
SRAM 1.8 or 1.5V 16M x 8 144M
Categorystorage    storage   
File Size974KB,28 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS81302Q07E-300 Online Shopping

Suppliers Part Number Price MOQ In stock  
GS81302Q07E-300 - - View Buy Now

GS81302Q07E-300 Overview

SRAM 1.8 or 1.5V 16M x 8 144M

GS81302Q07E-300 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Factory Lead Time12 weeks
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
length17 mm
memory density134217728 bit
Memory IC TypeQDR SRAM
memory width8
Number of functions1
Number of terminals165
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX8
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.5 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width15 mm
Base Number Matches1
GS81302Q07/10/19/37E-318/300/250/200
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.0 clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• On-Die Termination (ODT) on Data (D), Byte Write (BW),
and Clock (K, K) inputs
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
144Mb SigmaQuad-II+
TM
Burst of 2 SRAM
318 MHz–200 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
SigmaQuad™ Family Overview
me
nd
ed
for
-318
Ne
w
The GS81302Q07/10/19/37E are built in compliance with the
SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 150,994,944-bit (144Mb)
SRAMs. The GS81302Q07/10/19/37E SigmaQuad SRAMs
Parameter Synopsis
-300
3.3 ns
0.45 ns
-250
4.0 ns
0.45 ns
-200
5.0 ns
0.45 ns
tKHKH
tKHQV
3.145 ns
0.45 ns
Rev: 1.02f 8/2017
No
t
Re
co
m
1/28
De
sig
n—
Di
sco
nt
inu
ed
Pr
od
u
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS81302Q07/10/19/37E SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II+ B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore the address field of a
SigmaQuad-II+ B2 RAM is always one address pin less than
the advertised index depth (e.g., the 16M x 8 has an 8M
addressable index).
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
ct
© 2010, GSI Technology
Seeking the application of 430 and CC1101
I have only been learning 430 for a short time, and now I need to apply the CC1101 module. I hope you can give me some advice. No limit on copywriting, drawings, materials, and codes. Thank you very m...
zdh082 Microcontroller MCU
Boosting green lighting
As governments around the world have made energy conservation and emission reduction an important task, lighting, as a major energy consumer, has become the object of energy conservation and emission ...
GONGHCU LED Zone
Synchronization issues under wince6.0
The platform can be synchronized for the first time when it is powered on, but it will be disconnected after a period of time, and it will not be synchronized afterwards. My colleague said it is a pro...
luop0522 Embedded System
FET biasing method targeting battery-powered PWM applications
Core device: TPA2010 Many PWM (pulse width modulation) applications, such as Class D audio amplifiers, require symmetrical drive circuits. The CMOS pair in Figure 1 consists of complementary N-channel...
zbz0529 Power technology
Please give me some guidance, seniors.
I am a novice and the program I wrote cannot generate an out file. Please give me some guidance....
314gao DSP and ARM Processors
The device suddenly loses power
I recently worked on a mobile phone project, and the charger chip used was SMB Qualcomm. When the battery was fully charged, the charger was plugged in, and the test would suddenly fail all night! I h...
thunderbj Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1104  2476  2675  1587  267  23  50  54  32  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号