EEWORLDEEWORLDEEWORLD

Part Number

Search

531FC104M166DG

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 1
CategoryPassive components   
File Size1MB,12 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

531FC104M166DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531FC104M166DG - - View Buy Now

531FC104M166DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1

531FC104M166DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency104.166 MHz
Frequency Stability20 PPM
Load Capacitance15 pF
Operating Supply Voltage2.5 V
Supply Voltage - Min2.25 V
Supply Voltage - Max2.75 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingTray
Current Rating90 mA
TypeCrystal Oscillator
Duty Cycle - Max55 %
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z T O
1 . 4 GH
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
OE
2
5
CLK–
GND
3
4
CLK+
Si530 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
2
5
NC
GND
3
4
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
1
6
V
DD
NC
2
5
CLK–
GND
3
4
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.4 5/13
Copyright © 2013 by Silicon Laboratories
Si530/531
Multifunctional debugging and testing assistant - DDS amplitude adjustment AD5620
[b]Multi-function debugging and testing assistant - DDS amplitude adjustment AD5620[/b][font=Helvetica, Arial, sans-serif][color=#000000]Environment Description: CubeSuites+ [/color][/font] [font=Helv...
蓝雨夜 Renesas Electronics MCUs
PCB multilayer board panel
Dear experts, please teach me the PCB multilayer board tutorial, using AD15...
刘木木 PCB Design
EDA
[i=s] This post was last edited by paulhyde on 2014-9-15 09:28 [/i] DSP and FPGA...
495277071 Electronics Design Contest
How far has the domestic motor driver chip developed?
I am a layman, and my recent investment project involves driver chips. I would like to ask the experts what the current domestic situation of this industry is, how difficult it is to design smart moto...
dmbg Motor Drive Control(Motor Control)
Show the process of WEBENCH design + low-cost clock source design
[i=s]This post was last edited by mengyun2801 on 2014-6-10 00:14[/i] I had some understanding of the importance of the Clock in the system when I attended other seminars. At that time, the clock produ...
mengyun2801 Analogue and Mixed Signal
Two circuits for modeling the behavior of a two-input AND gate
Behavioral modeling sequential logic circuit:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge ...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 366  2420  1684  2358  1277  8  49  34  48  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号