HN462716 datasheet, PDF - EEWORLD Datasheet

HN462716: Description2048-word x 8bit Erasable and Electrically Programmable Only Memory; Categorystorage storage; File Size371KB，5 Pages; ManufacturerHitachi （Renesas ）; Websitehttp://www.renesas.com/eng/

Download Datasheet Parametric Compare View All

HN462716 Overview

2048-word x 8bit Erasable and Electrically Programmable Only Memory

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Hitachi （Renesas ）
package instruction	DIP, DIP24,.6
Reach Compliance Code	unknow
Is Samacsys	N
Maximum access time	450 ns
I/O type	COMMON
JESD-30 code	R-XDIP-T24
JESD-609 code	e0
memory density	16384 bi
memory width	8
Number of terminals	24
word count	2048 words
character code	2000
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2KX8
Output characteristics	3-STATE
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP24,.6
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Programming voltage	25 V
Certification status	Not Qualified
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	MOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Base Number Matches	1

	HN462716	HN2716	HN462716G
Description	2048-word x 8bit Erasable and Electrically Programmable Only Memory	2048-word x 8bit Erasable and Electrically Programmable Only Memory	2048-word x 8bit Erasable and Electrically Programmable Only Memory
Is it Rohs certified?	incompatible	-	incompatible
Maker	Hitachi （Renesas ）	-	Hitachi （Renesas ）
package instruction	DIP, DIP24,.6	-	DIP, DIP24,.6
Reach Compliance Code	unknow	-	unknow
Is Samacsys	N	-	N
Maximum access time	450 ns	-	450 ns
I/O type	COMMON	-	COMMON
JESD-30 code	R-XDIP-T24	-	R-XDIP-T24
JESD-609 code	e0	-	e0
memory density	16384 bi	-	16384 bi
memory width	8	-	8
Number of terminals	24	-	24
word count	2048 words	-	2048 words
character code	2000	-	2000
Maximum operating temperature	70 °C	-	70 °C
organize	2KX8	-	2KX8
Output characteristics	3-STATE	-	3-STATE
Package body material	CERAMIC	-	CERAMIC
encapsulated code	DIP	-	DIP
Encapsulate equivalent code	DIP24,.6	-	DIP24,.6
Package shape	RECTANGULAR	-	RECTANGULAR
Package form	IN-LINE	-	IN-LINE
power supply	5 V	-	5 V
Programming voltage	25 V	-	25 V
Certification status	Not Qualified	-	Not Qualified
Nominal supply voltage (Vsup)	5 V	-	5 V
surface mount	NO	-	NO
technology	MOS	-	MOS
Temperature level	COMMERCIAL	-	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	-	THROUGH-HOLE
Terminal pitch	2.54 mm	-	2.54 mm
Terminal location	DUAL	-	DUAL
Base Number Matches	1	-	1

Complete Connector Design Handbook: Complete Connector Design Handbook...; jxbin1 Download Centre

Energy-saving design of display screens has become a key research area for power management: Recent trends show that color screens are rapidly becoming standard features of most new mobile phones, PDAs and digital cameras. Color screens, games , Internet browsing and text messaging require lo...; zbz0529 Power technology

How to debug an application using J-Link's Infinite Flash breakpoint feature?: In the process of developing embedded applications, although good programming practices and appropriate coding standard detection software can reduce the number of errors in the code writing stage, it...; MamoYU Embedded System

The dawn of FTTH is not silent1: Fiber to the home (FTTH) has been a dream and technical direction that people have been pursuing for 20 years. Almost no one denies that FTTH will be the best way to access broadband in the future. Co...; maker RF/Wirelessly

Getting Started with MCU: Which board is better for getting started? Some boards are very expensive. I have learned the basics of microcontrollers in college. I would like to ask for help from an expert!...; zgc135 51mcu

How to decode asynchronous LVDS data using Xilinx FPGA?: I want to read the camera data. The camera has an FPD-LINK2 interface, which has only one pair of LVDS differential data lines (similar to UART). Because there is no synchronous clock, I checked some ...; littleshrimp FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components