ICS307G-03T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> ICS307G-03T

ICS307G-03T: Description270 MHz, OTHER CLOCK GENERATOR, PDSO16; Categorysemiconductor The embedded processor and controller; File Size141KB，12 Pages; ManufacturerICS ( IDT ); Websitehttp://www.icst.com

Download Datasheet Parametric Compare View All

ICS307G-03T Overview

270 MHz, OTHER CLOCK GENERATOR, PDSO16

ICS307G-03T Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	16
Maximum operating temperature	70 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	3.6 V
Minimum supply/operating voltage	3 V
Rated supply voltage	3.3 V
Processing package description	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-16
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
packaging shape	RECTANGULAR
Package Size	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.6500 mm
terminal coating	MATTE TIN
Terminal location	DUAL
Packaging Materials	PLASTIC/EPOXY
Temperature level	COMMERCIAL
Microprocessor type	OTHER CLOCK GENERATOR
Maximum FCLK output frequency	270 MHz
Rated master clock crystal frequency	300 mHz

Preview

Download Datasheet

View All

ICS307-03

ERIALLY

ROGRAMMABLE

LOCK

OURCE

Description

The ICS307-03 is a dynamic, serially programmable

clock source which is flexible and takes up minimal

board space. Output frequencies are programmed via

a 3-wire SPI port.

An advanced PLL coupled to an array of configurable

output dividers and three outputs allows low-jitter

generation of frequencies from 200 Hz to 270 MHz.

The device can be reprogrammed during operation,

making it ideal for applications where many different

frequencies are required, or where the output

frequency must be determined at run time. Glitch-free

frequency transitions, where the clock period changes

slightly over many cycles, are possible.

Features

•

Crystal or clock reference input

•

3.3 V CMOS outputs

•

Three outputs can be individually configured or shut

off

•

Small 16-pin TSSOP package

Reprogrammable during operation

3-wire SPI serial interface

Glitch-free output frequency switching

User selectable charge pump current and damping

resistor

control bit

•

Power-down control via hardware pin or software

•

Programming word can be generated by ICS

VersaClock II Software

•

Directly programmable via VersaClock II Software

and a Windows PC parallel port

•

Available in Pb (lead) free package

Block Diagram

Charge Pump

(Table 3)

(Table 1)

REF Divide

1-2055

[Bit 122]

VCO DIVIDE

12-2055

(Table 2)

DIN

SCLK

Programming

(132 bits)

[Bit 123]

Divider

2 - 34

(Table 6)

[Bit 111]

CLK2

Resistor

(Table 4)

300

Divider

2 - 8232

(Table 5)

[Bit 110]

11pF

CLK1

[Bit 124]

Divider

2 - 34

(Table 7)

[Bit 129]

CLK3

MDS 307-03 C

I n t e gra te d C i r c u i t S y s t e m s

●

5 25 Race Stre et, San Jo se, CA 9 5126

●

Revision 101705

te l (40 8) 2 97-12 01

●

w w w. i c st . c o m

ICS307G-03T Related Products

	ICS307G-03T	ICS307G-03	ICS307-03	ICS307G-03LF	307G-03LF	ICS307G-03LFT
Description	270 MHz, OTHER CLOCK GENERATOR, PDSO16	270 MHz, OTHER CLOCK GENERATOR, PDSO16	270 MHz, OTHER CLOCK GENERATOR, PDSO16	270 MHz, OTHER CLOCK GENERATOR, PDSO16	270 MHz, OTHER CLOCK GENERATOR, PDSO16	270 MHz, OTHER CLOCK GENERATOR, PDSO16
Number of functions	1	1	1	1	1	1
Number of terminals	16	16	16	16	16	16
Maximum operating temperature	70 Cel	70 Cel	70 Cel	70 Cel	70 Cel	70 Cel
Minimum operating temperature	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel
Maximum supply/operating voltage	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply/operating voltage	3 V	3 V	3 V	3 V	3 V	3 V
Rated supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Processing package description	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-16	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-16	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-16	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-16	4.40 MM HEIGHT, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-16	4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-16
Lead-free	Yes	Yes	Yes	Yes	Yes	Yes
EU RoHS regulations	Yes	Yes	Yes	Yes	Yes	Yes
state	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE
packaging shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package Size	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount	Yes	Yes	Yes	Yes	Yes	Yes
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal spacing	0.6500 mm	0.6500 mm	0.6500 mm	0.6500 mm	0.6500 mm	0.6500 mm
terminal coating	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Packaging Materials	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Microprocessor type	OTHER CLOCK GENERATOR	OTHER CLOCK GENERATOR	OTHER CLOCK GENERATOR	OTHER CLOCK GENERATOR	OTHER CLOCK GENERATOR	OTHER CLOCK GENERATOR
Maximum FCLK output frequency	270 MHz	270 MHz	270 MHz	270 MHz	270 MHz	270 MHz
Rated master clock crystal frequency	300 mHz	300 mHz	300 mHz	300 mHz	300 mHz	300 mHz

Recommended Resources

μPC1213C audio IC circuit diagram

Dual tone electronic doorbell circuit

Pulse modulated switching regulator circuit diagram

Special amplifier circuit for thermocouples working with dual power supplies

Stable brightness dimming desk lamp circuit

Radio frequency LCD radio recorder circuit diagram 1

I have a question about digital signal processing. I don't need to deal with hardware yet.: Given the required error range in the time domain, how to find the filter with the maximum attenuation in the frequency domain?...; hellomankind FPGA/CPLD

Electronics Abbreviations Version 1.0: AC (alternating current) Alternating current A/D (analog to digital) Analog/digital converter ADC (analog to digital converter) ADM (adaptive delta modulation) ADPCM (adaptive differential pulse code ...; JasonYoo RF/Wirelessly

Discussion: Internet of Vehicles: Who will dominate the world?: As 5G technology becomes increasingly mature, the integration of intelligence, networking, mobility and the automotive industry is becoming increasingly in-depth, which is what people often call the I...; EEWORLD社区 RF/Wirelessly

【CN0042】Driving the AD7366/AD7367 Bipolar SAR ADC in Low Distortion DC-Coupled Applications: Circuit Function and AdvantagesThe circuit described in this article allows single-ended, low distortion sampling of industrial-grade, dc-coupled signals. The driver circuit shown in Figure 1 and V is...; EEWORLD社区 ADI Reference Circuit

EEWORLD University - What you don't know about "Low Power Wireless": What you don’t know about “Low Power Wireless” : https://training.eeworld.com.cn/course/4007...; hi5 RF/Wirelessly

Can anyone provide some Chinese information about PCF8591?: I've been busy with some electronic production at school recently, but I just can't figure out how to use the PCF8591 chip. I can't understand the English literature (I haven't passed the Level 4 exam...; tenglin606 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components